AN-1281 Bumped Die (Flip Chip) Packages

ABSTRACT
Bumped Die products have the following features:

Contents
1 Introduction and Package Construction ................................................................. 2
2 Flip Chip on Substrate Assembly Considerations .................................................. 2
3 Substrate Land Pattern Layout Considerations .................................................... 2
4 Rework .................................................................................................................. 4

List of Figures
1 Summary of Flip-chip Assembly Process............................................................... 2
2 Non-Solder-Mask-Defined Pad Layout on PCB..................................................... 3
3 Solder-Mask-Defined Pad Layout on PCB ............................................................ 3
4 Trench-type pad opening (through-trace type)....................................................... 3

All trademarks are the property of their respective owners.
1 Introduction and Package Construction

Bumped Die products have the following features:
1. Requires underfill material.
2. Interconnect layout at fine (≤ 0.250 mm) pitch.

Bumped die products have solder bumps located on the active side of silicon IC. Bumped die products are available in (560 μm) 22 mil wafer thickness. Bump size and pitch depends on the individual product device. Bumped die products are manufactured using standard wafer fabrication process, deposition of solder bumps on i/o pads, backlapping, testing using wafer sort platform, wafer backside laser marking, singulation and packing in tape and reel and/or waffle pack.

These devices are to be mounted on substrate using techniques used for typical flip-chip applications. Assembly process for mounting on substrate and reliability thereafter has not been characterized by National Semiconductor Corporation.

2 Flip Chip on Substrate Assembly Considerations

Bumped die flip chip assembly operations include,
1. Component placement using flip chip mounting/placement equipment.
2. The placement step involves application of flux to the solder bumps either using a spray fluxing arrangement or a flux-dip station on the pick-and-place machine.
3. An alternative method using no-flow or flux underfill may also be used for assembly.
4. Flux dip should involve wetting of at least 1/3 of the total bump height with flux.
5. Standard reflow (convection preferred) to form solder joint interconnections.
6. Cleaning step (depending on type of flux used).
7. Underfill application using typical underfill equipment.
8. Figure 1 illustrates the process steps involved.

![Figure 1. Summary of Flip-chip Assembly Process](image)

3 Substrate Land Pattern Layout Considerations

For flip-chip type applications, there are multiple options available for pad geometry on PCB.
1. Non-solder mask defined or pad defined is the preferred pad layout. However lower pitches may not utilize this layout due to PCB limitations. Refer to Figure 2.
2. Solder mask defined (individual pad locations are available with mask separating adjacent pad locations). Refer to Figure 3.

3. Trench-over-trace openings, where continuous trenches in solder mask are used to define the entire row (or multiple rows) of pad locations (where the pads themselves are actually part of the trace itself). Refer to Figure 4.

4. The trench-type design may involve traces passing through the trench or traces ending in the trench itself (both types can be used, however, traces ending in the trench are preferred).

5. Total solderable area available on the PCB pads should be approximately 75 to 100% of area of the solder bump cross-section.

Other considerations include:

1. A copper layer thickness of 1/2 oz. (17 \( \mu \)) is recommended. Finer pitches are preferred to be used with thinner copper layers to maintain a reasonable solder joint stand-off.

2. Stand-off achieved should allow easy flow of underfill epoxy underneath the die. Min stand-off required is dependent on the flow characteristics of the underfill being used.

3. Underfill selection is largely dependent on the bump pitch being used and the corresponding stand-off (solder joint height after assembly on PCB) achieved. Lower stand-off assemblies require the use of underfills with superior flow characteristics.

4. Via-in-pad structures (micro-via in bump pad) are not preferred for the pitches typical to bumped die flip-chips.

5. Organic solderability preservative coating (OSP) as well as Nickel-Gold pad finish can be used for PCB assembly.

6. For Nickel-Gold (electroplated Nickel, immersion Gold) gold thickness should be less than 0.5 microns.

7. HASL (Hot Air Solder Leveled) board finish with these package types is not allowed.
4 Rework

Reworkability of the assembly is entirely dependent on the underfill used. Rework of assembled die/flip chip before underfilling is started is possible using standard rework equipment.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

### Products

#### Audio
- www.ti.com/audio
- Amplifiers
- www.amplifier.ti.com

#### Data Converters
- Dataconverter.ti.com

#### DLP® Products
- www.dlp.com

#### DSP
- dsp.ti.com

#### Clocks and Timers
- www.ti.com/clocks

#### Interface
- interface.ti.com

#### Logic
- logic.ti.com

#### Power Mgmt
- power.ti.com

#### Microcontrollers
- microcontroller.ti.com

#### RFID
- www.ti-rfid.com

#### OMAP Applications Processors
- www.ti.com/omap

#### Wireless Connectivity
- www.ti.com/wirelessconnectivity

### Applications

- Automotive and Transportation
- Communications and Telecom
- Computers and Peripherals
- Consumer Electronics
- Energy and Lighting
- Industrial
- Medical
- Security
- Space, Avionics and Defense
- Video and Imaging

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated