ABSTRACT
This application report explains the concept and the operation of the Energy Detect mode of the DP83848.

Contents
1 Introduction ........................................................................................................................................ 2
2 Concept of Energy Detect Mode ...................................................................................................... 2
3 Operation of Energy Detect Mode .................................................................................................... 2
  3.1 Normal Operation State .............................................................................................................. 2
  3.2 Energy Detect Operation ............................................................................................................. 2
4 Configuration of Energy Detect Mode .............................................................................................. 3
  4.1 Enabling Energy Detect Mode .................................................................................................. 3
  4.2 Register Definitions .................................................................................................................... 3
  4.3 Energy Detect Mode and Bursting ............................................................................................ 3
  4.4 Energy Detect Mode and Auto MDIX ....................................................................................... 3
  4.5 Energy Detect Mode and Interrupts .......................................................................................... 4
5 Summary .......................................................................................................................................... 5

List of Tables
1 Energy Detect Control (EDCR), address 0x1D ............................................................................... 4
1 Introduction

Texas Instruments DP83848 10/100 Mb/s single port Physical Layer device offers low power consumption, including an intelligent power down state - Energy Detect mode.

2 Concept of Energy Detect Mode

Energy Detect provides a mechanism to conserve power when the device is not connected to an active link partner. When no cable is present, or the cable is connected to a powered down partner, the DP83848 can be configured to automatically enter a low power state. Once activity resumes due to plugging a cable, or attempts by the far end to establish link, the DP83848 can automatically power up to a fully functioning state.

While in a low power Energy Detect state, the DP83848 reduces power consumption by disabling all receive circuitry except the Energy Detect circuitry. In addition the DP83848 will transmit signaling on the wire periodically as described in detail below.

3 Operation of Energy Detect Mode

Energy Detect operation consists of two states, a Normal Operation state and an Energy Detect state.

3.1 Normal Operation State

In a Normal Operation state, the Energy Detect logic relies on standard MDI (Medium Dependent Interface) activity (scrambled idles, link pulses, packets) to maintain a power up state. When Energy Detect is enabled, the DP83848 will transition to an Energy Detect state if the Energy Detect logic detects an absence of MDI activity.

3.2 Energy Detect Operation

When enabled and in an Energy Detect state, Energy Detect provides continuous monitoring via dedicated low power circuits. During this time, registers can be accessed through the serial management interface (MDC/MDIO). To conserve power, most chip functionality remains powered down. In an Energy Detect state, the DP83848 alternates between two functions: monitoring the wire to detect activity, and transmitting pulses on the wire.

The DP83848 monitors both Transmit and Receive cable pairs for activity. When an appropriate amount of activity is detected, the device will indicate this condition in the Energy Detect Control Register (EDCR). In addition, the device can be programmed to interrupt the system and/or automatically transition to a Normal Operation Mode. The amount of activity required to trigger an Energy Detect event is controllable via the thresholds in the EDCR register. Moreover, the device can report error conditions for the Energy Detect circuit. This can occur if the Energy Detect circuit detects simultaneous signaling of opposite polarity on the transmit and receive pairs (for example, a “+1” is seen on the transmit pair while a “-1” is seen on the receiver pair). This signaling is invalid and should never occur.

If a device and its link partner are both in an Energy Detect low power state, each device looks for receive activity to allow it to power up. To resolve this condition, the DP83848 periodically transmits pulses to its partner, thereby allowing the partner to power up and initiate normal transmit activity. While the pulses are similar to link pulses, their spacing is insufficient to maintain 10Mb/s link with a partner.

The exact spacing of the pulses contains a random component. Since the receiver is disabled while transmitting pulses, two stations with an identical transmit sequence could result in an inability to recover from an Energy Detect Mode. The random component of the transmit sequence prevents this condition.
4Configuration of Energy Detect Mode

4.1Enabling Energy Detect Mode

Energy detect is disabled by default and must be enabled by MDIO register access. Note that the recommended Energy Detect Configuration is different than the default value in the EDCR register. To enable automatic power up and down using Energy Detect, the EDCR register should be written with a value of 0xE81f.

4.2Register Definitions

Basic control and status of the Energy Detect function is available through the Energy Detect Control Register (EDCR, see Table 1). In addition to the basic enable and status, the EDCR register provides the following controls:

**Automatic Power Up and Power Down.** The device can be programmed to allow automatic state transitions based on Energy Detect events.

**Manual Power Up and Power Down.** The manual power up and down mechanism allows software controlled state transitions.

**Transmit Burst Operation.** The Energy Detect transmitter can send pulses in bursts of 4 or as a single pulse at a time. The recommended configuration is to disable transmit bursting by setting ED_BURST_DIS to 1.

**Error Count Threshold.** In the unlikely event that signaling is seen as both positive and negative at the same time, an energy error will be detected. The error count threshold sets the number of errors required to trigger an Energy Detect event. When the threshold is reached, an interrupt will be signaled (if enabled), but no other action will be taken.

**Data Count Threshold.** The data count threshold determines the number of valid events required to initiate powering up from a low power state. For robust operation, the data count threshold should be set to its maximum value (0xf).

4.3Energy Detect Mode and Bursting

During Energy Detect mode, bursting should be disabled such that a single pulse will be transmitted instead of a burst of pulses. This setting will provide the most robust operation.

4.4Energy Detect Mode and Auto MDIX

Energy Detect mode can operate with or without the Auto-MDIX (Automatic Medium Dependent Interface Crossover) mode of operation. In Auto-MDIX operation, the DP83848 will alternately swap transmit and receive pairs to determine the correct configuration for establishing link as part of Auto-Negotiation. In a low power state, Energy Detect uses the Auto-MDIX feature to alternate transmitting pulses on the transmit and receive cable pairs. Energy Detect will continue to monitor both transmit and receive cable pairs independent of which pair is used for transmission.

If Auto-MDIX is disabled, the transmit and received pairs are determined by the FORCE_MDIx control in the Phy Control Register (PHYCR, 0x19). While in a low power state, Energy Detect will monitor both transmit and receive cable pairs, but will only transmit on the pair selected.

In the DP83848, Auto-MDIX only operates if Auto-Negotiation is enabled. Therefore, Auto-MDIX should be disabled if Auto-Negotiation is disabled. See the DP83848 datasheet for additional details of Auto-MDIX operation.
### Table 1. Energy Detect Control (EDCR), address 0x1D

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>ED_EN</td>
<td>0, RW</td>
<td><strong>Energy Detect Enable:</strong> Allow Energy Detect Mode</td>
</tr>
<tr>
<td>14</td>
<td>ED_AUTO_UP</td>
<td>1, RW</td>
<td><strong>Energy Detect Automatic Power Up:</strong> Automatically begin power up sequence when Energy Detect Data Threshold value (EDCR[3:0]) is reached. Alternately, device could be powered up manually using the ED_MAN bit (EDCR[12]).</td>
</tr>
<tr>
<td>13</td>
<td>ED_AUTO_DOWN</td>
<td>1, RW</td>
<td><strong>Energy Detect Automatic Power Down:</strong> Automatically begin power down sequence when no energy is detected. Alternately, device could be powered down manually using the ED_MAN bit (EDCR[12]).</td>
</tr>
<tr>
<td>12</td>
<td>ED_RW/SCMAN 0</td>
<td></td>
<td><strong>Energy Detect Manual Power Up/Down:</strong> Begin power up/down sequence when this bit is asserted. When set, the Energy Detect algorithm will initiate a change of Energy Detect state regardless of threshold (error or data) and timer values. In managed applications, this bit can be set after clearing the Energy Detect interrupt to control the timing of changing the power state.</td>
</tr>
<tr>
<td>11</td>
<td>ED_BURST_DIS</td>
<td>0, RW</td>
<td><strong>Energy Detect Burst Disable:</strong> Disable bursting of energy detect data pulses. By default, Energy Detect (ED) transmits a bursts of 4 ED data pulses. When bursting is disabled, only a single ED data pulse will be transmitted.</td>
</tr>
<tr>
<td>10</td>
<td>ED_PWR_STATE</td>
<td>0, RO</td>
<td><strong>Energy Detect Power State:</strong> Indicates current Energy Detect Power state. When set, Energy Detect is in the powered up state. When cleared, Energy Detect is in the powered down state. This bit is invalid when Energy Detect is not enabled.</td>
</tr>
<tr>
<td>9</td>
<td>ED_ERR 0_MET</td>
<td>0, RO/COR</td>
<td><strong>Energy Detect Error Threshold Met:</strong> No action is automatically taken upon receipt of error events. This bit is informational only and would be cleared on a read.</td>
</tr>
<tr>
<td>8</td>
<td>ED_DATA_MET</td>
<td>RO/COR</td>
<td><strong>Energy Detect Data Threshold Met:</strong> The number of data events that occurred met or surpassed the Energy Detect Data Threshold. This bit is cleared on a read.</td>
</tr>
<tr>
<td>7:4</td>
<td>ED_ERR_COU0NT</td>
<td>001, RW</td>
<td><strong>Energy Detect Error Threshold:</strong> Threshold to determine the number of energy detect error events that should cause the device to take action. Intended to allow averaging of noise that may be on the line. Counter will reset after approximately 2 seconds without any energy detect data events.</td>
</tr>
<tr>
<td>3:0</td>
<td>ED_DATA_COUNT</td>
<td>0001, RW</td>
<td><strong>Energy Detect Data Threshold:</strong> Threshold to determine the number of energy detect events that should cause the device to take action. Intended to allow averaging of noise that may be on the line. Counter will reset after approximately 2 seconds without any energy detect data events.</td>
</tr>
</tbody>
</table>

### 4.5 Energy Detect Mode and Interrupts

Independent of the Energy Detect Control register settings, the DP83848 can be programmed to interrupt the system on an Energy Detect event. If the device is programmed to automatically power up or power down the device, the interrupt will indicate that the transition has occurred. If the device is not programmed to automatically power up or down, the interrupt will indicate that the energy detect event has occurred so that the device can be powered up or down manually via software control.

Note that an interrupt will also be signaled in the event of an energy detect error. In this case, the error status would be indicated in the Energy Detect Control register.

Energy Detect interrupts are enabled by setting the ED_INT_EN bit in the MII Interrupt Status and Event Control Register (MISR, 0x12) as well as the general interrupt enable controls in the MII Interrupt Control Register (MICR, 0x11).
5 Summary

The Energy Detect feature provides an intelligent power saving operation mode for the DP83848. By providing a flexible and robust implementation, Energy Detect can deliver significant value in applications where power consumption is a consideration.

- Energy detect is a link managed power saving mode. The intent is to enter a dormant, very low power state when no activity is detected on the twisted pair.
- Energy detect functionality is controlled via register settings.
- When a transition occurs between power states, the power up/reset algorithm follows its normal procedure.
- Energy detect does not affect the previously configured mode of operation. The device will retain its mode (forced mode or Auto-Negotiation, MDI or MDIX) when transitions occur between power states.
- The energy detect algorithm can transition between power states automatically or manually.
- The energy detect logic can signal an interrupt when a change of power state is pending or when too many error events have occurred.
- Energy detect logic can accommodate some noise by requiring multiple data and/or error events before taking action. The counter depths are determined by register setting and default to one event for both data and error.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

<table>
<thead>
<tr>
<th>Audio</th>
<th>Amplifiers</th>
<th>Data Converters</th>
<th>DLP® Products</th>
<th>DSP</th>
<th>Clocks and Timers</th>
<th>Interface</th>
<th>Logic</th>
<th>Power Mgmt</th>
<th>Microcontrollers</th>
<th>RFID</th>
<th>OMAP Applications Processors</th>
<th>Wireless Connectivity</th>
</tr>
</thead>
</table>

Applications

<table>
<thead>
<tr>
<th>Automotive and Transportation</th>
<th>Communications and Telecom</th>
<th>Computers and Peripherals</th>
<th>Consumer Electronics</th>
<th>Energy and Lighting</th>
<th>Industrial</th>
<th>Medical</th>
<th>Security</th>
<th>Space, Avionics and Defense</th>
<th>Video and Imaging</th>
<th>TI E2E Community</th>
<th>e2e.ti.com</th>
</tr>
</thead>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated