AN-2124 Power Circuit Design for SolarMagic™ SM3320

ABSTRACT
Texas Instruments SolarMagic technology, the state-of-the-art maximum power point tracking (MPPT) chipset, improves energy harvest of each individual Photovoltaic (PV) panel under real world conditions. To further optimize the SolarMagic performance, Texas Instruments developed the second generation chipset, anchored by the MPPT chip SM72442, capable of intelligent maximum power tracking (MPPT) as well as direct power Panel-Mode (PM).

Contents
1 Overview of SolarMagic MPPT With Panel-Mode Capability ........................................................ 2
2 Power Converter Topology Selection .............................................................. 5
3 Operating Principle and Power Converter Design Equations ........................................................ 6
  3.1 BK Mode .......................................................................................... 8
  3.2 BST Mode ......................................................................................... 9
  3.3 Converter Power Circuit Design Equations ..................................................... 10
4 Power Converter Component Selection Procedure .............................................................. 12
5 Summary of Power Circuit Selection Guide .............................................................. 16

List of Figures
1 SolarMagic MPPT/PM Enhanced PV System Architecture ........................................................... 2
2 A String of MPPT/PM Enhanced PV Modules ............................................................................ 3
3 Output Bypass Diode Continues the String Current .................................................................... 4
4 Panel Mode Offering Almost Lossless Energy Harvest ................................................................ 4
5 Buck-and-Boost Converter Topology With Panel Mode Switch ................................................. 5
6 Panel Mode ......................................................................................................................... 6
7 Buck-Only, Boost-Only and Output Bypass Configurations ......................................................... 7
8 Buck-Only Key Waveforms .................................................................................................... 9
9 Boost-Only Key Waveforms .................................................................................................. 10

List of Tables
1 Key Selection Criteria .......................................................................................................... 16
1 Overview of SolarMagic MPPT With Panel-Mode Capability

Figure 1 shows a typical architecture of a PV system employing a SolarMagic distributed MPPT/PM solution to enhance the system performance. In addition to employing a DC/DC converter for MPPT by each PV module, a direct Panel-Mode switch is introduced to be able to bypass the DC/DC converter in appropriate operating conditions. With the exception of the MPPT/PM enhancements, almost all merits of the first generation MPPT chipset are retained. Besides, it offers the following additional advantages:

- It replaces the interleaved Buck and Boost switching modes and provides an almost lossless energy harvest solution when the maximum power point voltage of the host PV panel is nearly equal to the DC/DC converter’s output voltage. Instead of incurring power processing losses, the MPPT/PM controller will shutdown the switching of the DC/DC converter, and turn on the PM switch to directly extract power from the PV panel, thereby achieving almost lossless energy harvest.

- It offers a backup solution to achieve DC/DC converter fault protection. When the DC/DC converter fails, though very rare, to process power, the MPPT/PM controller will turn-on the PM switch, allowing the host PV panel to be continually harvested rather than being blocked out of service.

Shown in Figure 1, several MPPT/PM enhanced modules are connected in series by their outputs, forming a string circuit. Multiple strings are parallel connected via blocking diodes to establish an MPPT/PM enhanced PV array, feeding power to the dc-ac power inverter that can be tied to the utility grid.

The inverter operates by regulating its input dc voltage such that power intake from the PV array will be transferred to the grid instead of being stored in the dc link shunt capacitors. The regulated inverter input dc voltage, often referred to as the dc link voltage, can be considered constant, thus imposing a design constraint for SolarMagic converters.

![Figure 1. SolarMagic MPPT/PM Enhanced PV System Architecture](image-url)
Specifically, each converter’s output voltage is a portion of the dc link voltage. Refer to Figure 2, which shows a single string tied to the inverter. Assuming the k-th panel in the string of “n” modules produces a power of $P_k$, where $k = 1, 2, \ldots, n$, then the total power harvested from the string is determined by:

$$ \sum_{k=1}^{n} P_k $$

(1)

Because the converters in the string are series connected, they all have the same output current, the string current, $I_{str}$, which is given by:

$$ I_{str} = \frac{P_{str}}{V_{dc\_Link}} $$

(2)

Therefore, the output voltage of the k-th converter is governed by:

$$ V_{out\_k} = \frac{I_{str}}{P_{str}} \cdot V_{dc\_Link} $$

(3)

On the other hand, each PV panel, as a power source, is desired to operate at its maximum power point, at which the panel terminal voltage is the maximum power point voltage $V_{mpp}$. This requires that each SolarMagic DC/DC converter shown in Figure 1 should be controlled such that it can establish its input voltage to track the panel’s $V_{mpp}$. This imposes another design constraint for the SolarMagic converter.

For the k-th module, the converter’s input voltage should be:

$$ V_{in\_k} = V_{mpp\_k} $$

(4)

Equation 2 and Equation 3 indicate the voltage conditions that the SolarMagic converter should be operated with.

In a string, when a converter loses its power due to heavy shading over the host PV panel or failure in either the panel or the DC/DC converter, it may block the string current. The solution is to employ an output bypass diode, as shown in Figure 3. During normal operation, the output bypass diode is reverse biased and, while in converter shutdown mode, the diode becomes forward biased continues the string current to keep the string in service.
Figure 4 illustrates a scenario when the second PV module in the string operates in panel mode. More modules or the entire string may operate in panel mode when the panel mode conditions are valid. In panel mode, the DC/DC converter is shutdown to eliminate the switch-mode power conversion losses. The power produced by the host PV panel is almost losslessly harvested via the PM switch. Note that the PM switch may also be engaged as a fault protection mechanism to continue the power production by the host PV panel. These fault conditions may be over-current, over-temperature, or converter stage failure.
2 Power Converter Topology Selection

It is clear that the SolarMagic converter is required to establish the link between the two voltages defined by Equation 2 and Equation 3. In reality, for a given PV system, these two voltages will vary with sunlight irradiation conditions perceived by each PV module or other factors. The converter should be flexible to cope with these variations, namely able to operate in all of the following conditions:

- \( V_{in} < V_{out} \)
- \( V_{in} = V_{out} \)
- \( V_{in} > V_{out} \)

In other words, the converter should be able to boost up or buck down the input voltage. This leads to the selection of a four-switch Buck and Boost converter topology with PM switch. The PM switch can establish an almost lossless direct link to the string.

Figure 5 shows a Buck-and-Boost converter topology with PM switch. It consists of the following components:

- Power Inductor L1
- Buck (BK) switch leg including Q1 and Q2
- Boost (BST) switch leg including Q3 and Q4
- Input and Output filter capacitors Cin and Cout
- Output bypass diode D1
- PM switch implemented with common-gate and common-source MOSFETs Q5A and Q5B

Theoretically Q2 and Q4, the two synchronous rectifiers, can be replaced with rectifier diodes without affecting the operating function. The circuit seems simpler, but efficiency-wise the diode will cause more conduction losses than the synchronous rectifier, making the use of a diode prohibitive in the converter legs.

The output bypass diode D1 is employed to continue the string current when its host PV module loses power such as in heavy shading conditions. During normal energy harvest, D1 will remain reverse biased.

---

**Figure 5. Buck-and-Boost Converter Topology With Panel Mode Switch**
Operating Principle and Power Converter Design Equations

Based on real-time assessment of the operating conditions, the SolarMagic MPPT/PM controller dynamically determines an optimal mode among the three, so as to operate the converter to track the maximum power point of the PV panel. When the optimal operating condition falls into a narrow window that $V_{in}$ and $V_{out}$ are within about ±2% of each other, the panel mode is engaged to take the advantage of the almost lossless energy harvest feature. In panel mode as shown in Figure 6, Q5A/B remains ON while the DC/DC converter shuts down, establishing a direct link between the PV panel output and the string. Note that the panel mode replaces the interleaved Buck and Boost modes in the first generation SolarMagic SM1230 solution with the SM72441 MPPT control IC.

When the panel mode is not the optimal operating condition, the MPPT/PM controller will turn-off PM switches and engage the DC/DC converter for maximum power tracking. In a conventional Buck-and-Boost converter, switching of the diagonal switches is synchronized. Namely Q1 and Q3 are turned on and off at the same time. So are Q2 and Q4. In SolarMagic applications, the switching sequence of the four switches in Figure 5 is different from the conventional Buck-and-Boost converter. The SolarMagic converter has three operating modes: the buck-only mode (BK), the boost-only mode (BST) and the buck-boost-interleaved mode (BB). Based on real-time assessment of the operating conditions, the SolarMagic MPPT/PM controller dynamically determines an optimal mode to operate the converter in order to track the maximum power point of the PV panel.

Generally, when the PV panel’s $V_{mpp}$ is lower than about 98% of $V_{out}$ defined in Equation 2, the controller will run the converter in the BK mode. Figure 7a shows the equivalent circuit of BK mode, where only Q1 and Q2 are switching, while Q3 remains OFF and Q4 stays ON.

When the PV panel’s $V_{mpp}$ is greater than about 102% of the output voltage defined in Equation 2, the controller will run the converter in the BST mode. Figure 7b shows the equivalent circuit of BST mode. Only Q3 and Q4 are switching, while Q2 remains OFF and Q1 stays ON.

![Figure 6. Panel Mode](image_url)
Figure 7. Buck-Only, Boost-Only and Output Bypass Configurations
For convenience in discussion, the following assumptions are made:

- The inductor L1 is an ideal inductor. Its inductance is constant. Its equivalent resistance is negligible.
- The input and output capacitors are ideal capacitors. Their capacitances are constants. Their equivalent resistances are negligible.
- The inductor and capacitors form an ideal LC filter, such that the input current ripples and output voltage ripples are negligible.
- Q1 through Q4 are ideal switches. They can be switched ON and OFF instantaneously, and their conduction resistance Rds(on) is negligible.
- The gate drive dead times between Q1 and Q2, and between Q3 and Q4, are negligible.
- Other power losses in the converter are negligible.

### 3.1 BK Mode

Figure 8 shows key waveforms of the converter of Figure 5 when it operates in BK mode (equivalent to Figure 7a). Q1 and Q2 are switched complementarily. The voltage across the inductor, $v_L$, is $(V_{in} - V_{out})$ when Q1 is ON, and $(-V_{out})$ when Q1 is OFF. For steady state, the inductor’s volt-second product must be balanced each switching cycle, namely:

$$(V_{in} - V_{out}) \times D + (-V_{out}) \times (1 - D) = 0$$

Where D is the duty cycle of the Q1.

Substituting the PV panel voltage $V_{mpp}$ from Equation 3 into Equation 4, one will obtain the converter duty cycle in BK mode, which is:

$$D_{BK} = \frac{V_{out}}{V_{mpp}}$$

**NOTE:** Equation 5 indicates the duty cycle required to establish the power link in BK mode between the PV panel maximum voltage ($V_{mpp}$) and the shared system dc link voltage $V_{out}$ as defined in Equation 2.
3.2 **BST Mode**

Figure 9 shows key waveforms of the converter of Figure 5 when it operates in BST mode (equivalent to Figure 7b). In BST mode, Q3 and Q4 are switched complementarily. The voltage across the inductor, $v_L$, is $V_{in}$ when Q3 is ON, and $(V_{in} - V_{out})$ when Q3 is OFF. For steady state, the inductor's volt-second product must be balanced each switching cycle, namely:

$$V_{in} \times D + (V_{in} - V_{out}) \times (1 - D) = 0$$ (7)

where, $D$ is the duty cycle of the Q3.

Substituting the PV panel voltage $V_{mpp}$ from Equation 3 into Equation 6, one will obtain the converter duty cycle in BST mode, which is:

$$D_{BST} = \frac{V_{out} - V_{mpp}}{V_{out}}$$ (8)

**NOTE:** Equation 7 indicates the duty cycle required to establish the power link in BST mode between the PV panel maximum voltage ($V_{mpp}$) and the shared system dc link voltage $V_{out}$ as defined in Equation 2.
3.3 Converter Power Circuit Design Equations

Assuming the converter is operating at the panel maximum power point, Pmpp, and the converter internal losses are negligible. The following can be obtained.

\[
\begin{align*}
\text{lin} &= \frac{P_{mpp}}{V_{mpp}} = I_{mpp} \\
\text{Iout} &= \frac{P_{mpp}}{V_{out}} \\
\end{align*}
\]  

(9)

3.3.1 Inductor Current

Now let us first look at the inductor current. In BK mode (see Figure 7a and Figure 8), when Q1 is on, (Vin-Vout) is applied across the inductor L1, thereby its current will rise linearly. When Q2 is on, (-Vout) is applied across L1, thereby the current will decrease linearly. This leads to a saw-tooth current waveform as shown in Figure 8.

Similarly, for BST mode (see Figure 7b and Figure 9), when Q3 is on, (Vin) is applied across the inductor L1, thereby its current will rise linearly. When Q4 is on, (Vin-Vout) is applied across L1, thereby the current will decrease linearly. This leads to a saw-tooth current waveform as shown in Figure 9.
Operating Principle and Power Converter Design Equations

Obviously the inductor ripple current is determined by:

\[
I_{p-p} = \begin{cases} 
\frac{V_{out}}{L_T} \frac{1 - D_{BK}}{F_{SW}} & \text{(BK Mode)} \\
\frac{V_{mpp}}{L_T} D_{BST} & \text{(BST Mode)} 
\end{cases}
\]  
\tag{10}

Since the averaged current through the inductor is \( I_{out} \) in BK mode, and \( I_{in} \) in BST mode, the peak inductor current is given by:

\[
I_{pk} = \begin{cases} 
I_{o} + \frac{V_{out}}{2 \cdot L_T} \frac{1 - D_{BK}}{F_{SW}} & \text{(BK Mode)} \\
\frac{V_{mpp}}{2 \cdot L_T} D_{BST} & \text{(BST Mode)} 
\end{cases}
\]  
\tag{11}

### 3.3.2 Capacitor Ripple Voltage

The area of the shaded triangles shown in the \( i_L \) curves in Figure 8 and Figure 9 are equal to the total electric charge exchanged in and out of the input or output capacitors, respectively, in one switching cycle. The net charge exchange in the capacitor within a switching cycle is, thus, determined by:

\[
\Delta Q_{BK} = \frac{1}{8} \frac{I_{p-p}}{F_{SW}} \frac{(1 - D_{BST}) \cdot V_{out}}{8 \cdot F_{SW}^2 \cdot L_T} & \text{(BK Mode)} \\
\Delta Q_{BST} = \frac{1}{8} \frac{I_{p-p}}{F_{SW}} \frac{D_{BST} \cdot V_{mpp}}{8 \cdot F_{SW}^2 \cdot L_T} & \text{(BST Mode)}
\]  
\tag{12}

Therefore, the input and output ripple voltages can be estimated by:

\[
\Delta V_{in pk} = \frac{\Delta Q_{BK}}{C_{in}} = \frac{(V_{mpp} - V_{out}) \cdot V_{out}}{8 \cdot F_{SW}^2 \cdot L_T \cdot C_{in}} & \text{(BK Mode)} \\
\Delta V_{out pk} = \frac{\Delta Q_{BST}}{C_{out}} = \frac{V_{out} - V_{mpp}}{8 \cdot F_{SW}^2 \cdot L_T \cdot C_{out}} & \text{(BST Mode)}
\]  
\tag{13}

### 3.3.3 MOSFET Currents

The peak current through each MOSFET is determined by Equation 10. Now let us find out the rms current of each MOSFET.

Referring to the waveforms in Figure 8 and Figure 9, the rms current through \( Q_1 \) can be approximated as:

\[
I_{rms, Q1} = \begin{cases} 
I_{out} \sqrt{D_{BK}} & \text{(BK Mode)} \\
I_{mpp} & \text{(BST Mode)} 
\end{cases}
\]  
\tag{14}

Substituting Equation 5 and Equation 8 into Equation 13, one can obtain:

\[
I_{rms, Q1} = \begin{cases} 
\sqrt{P_{mpp} \cdot V_{out} \cdot V_{mpp}} & \text{(BK Mode)} \\
I_{mpp} & \text{(BST Mode)} 
\end{cases}
\]  
\tag{15}

Similarly, the rms current through \( Q_2 \) is given by:

\[
I_{rms, Q2} = \begin{cases} 
\frac{P_{mpp}}{V_{out}} \sqrt{1 - \frac{V_{out}}{V_{mpp}}} & \text{(BK Mode)} \\
0 & \text{(BST Mode)}
\end{cases}
\]  
\tag{16}
The rms current through Q3 is given by:

\[
I_{\text{rms,Q3}} = \begin{cases} 
\frac{P_{\text{mpp}}}{\text{Vout}} & \text{(BK Mode)} \\
\frac{P_{\text{mpp}}}{\text{Vmp}} \sqrt{\frac{\text{Vout - Vmp}}{\text{Vout}}} & \text{(BST Mode)}
\end{cases}
\]  

(17)

And the rms current through Q4 is given by:

\[
I_{\text{rms,Q4}} = \begin{cases} 
0 & \text{(BK Mode)} \\
\frac{P_{\text{mpp}}}{\sqrt{\text{Vout} \cdot \text{Vmp}}} & \text{(BST Mode)}
\end{cases}
\]  

(18)

The worst case values defined in Equation 14 through Equation 17 define the extreme requirements the power components need to meet.

4 Power Converter Component Selection Procedure

1. PV Panel Characteristics

To select the components for the power circuit of the converter shown in Figure 5, you first need to know the targeted PV panel’s electrical characteristics, including the following:

- \( P_{\text{max}} \): PV panel maximum power level
- \( \text{Voc}_{\text{min}}, \text{Voc}_{\text{max}} \): Minimum and Maximum PV panel open circuit voltages
  - Applicable absolute maximum Voc is limited either by SolarMagic driver IC’s 100V maximum rating, or by application specified limit, whichever is lower.
- \( \text{Vmp}_{\text{min}}, \text{Vmp}_{\text{max}} \): Minimum and Maximum MPP voltage. May sometimes be approximated by,
  - \( \text{Vmp}_{\text{max}} \equiv 0.78 \times \text{Voc}_{\text{max}} \)
  - \( \text{Vmp}_{\text{min}} \equiv 0.78 \times \text{Voc}_{\text{min}} \)
- \( \text{Isc}_{\text{max}} \): PV panel maximum short circuit current.
- \( \text{Impp}_{\text{min}}, \text{Impp}_{\text{max}} \): Minimum and Maximum PV panel MPP current. Obviously,
  - \( \text{Impp}_{\text{min}} = \frac{P_{\text{max}}}{\text{Vmp}_{\text{max}}} \)
  - \( \text{Impp}_{\text{max}} = \frac{P_{\text{max}}}{\text{Vmp}_{\text{min}}} \)

These parameters define the power circuit’s input specifications.

2. Other Converter Specifications

The following additional parameters need to be determined, too, before selecting the components.

- \( \text{Vout}_{\text{max}} \): Maximum output voltage.
  - Absolute maximum output voltage is limited either by SolarMagic driver IC’s 100V maximum rating, or by application specified limit, whichever is lower.
- \( \text{Vout}_{\text{min}} \): Minimum buck down voltage at full power, which can be determined by the following, whichever is smaller.
  - \( \text{Vout}_{\text{min}} = \frac{P_{\text{max}}}{\text{Iout}_{\text{max}}} \) as limited by the maximum output current limit,
  - \( \text{Vout}_{\text{min}} = \frac{\text{Vdc}_{\text{Link min}}}{\text{n}} \) as limited by Inverter dc link voltage, where n is the number of PV modules to be installed in a string, and \( \text{Vdc}_{\text{Link min}} \) is the minimum inverter dc link voltage for maximum power operation.
- \( \Delta \text{Vin}_{\text{pp}} \): Maximum peak-to-peak input ripple voltages
  - Generally less than 5% of input dc voltage.
- \( \Delta \text{Vout}_{\text{pp}} \): Maximum peak-to-peak output ripple voltage.
  - Generally less than 5% of the output voltage.
- \( \text{Fsw} \): Switching frequency controlled by SolarMagic MPPT controller. The nominal Fsw is 200 kHz, with ±10% tolerance.
  - \( \text{Fsw}_{\text{min}} = 180 \text{ kHz} \)
3. Decide the Full Power BK and BST Duty Cycles

Since the power circuit components to be selected below need be able to support the worst operating conditions, which can be reflected in the worst case converter duty cycles, you need to determine:

- The minimum BK duty cycle that relates to the maximum voltage step down ratio from the input to the output
- The maximum BST duty cycle that corresponds to the maximum voltage step up ratio from the input to the output, both at maximum power

According to Equation 5 and Equation 7, you can easily find that these worst case duty cycles are given by:

\[
D_{BK_{\text{min}}} = \frac{V_{out_{\text{min}}}}{V_{mpp_{\text{max}}}} \quad \text{(BK Mode)}
\]

\[
D_{BST_{\text{max}}} = \frac{V_{out_{\text{max}}} \cdot V_{mpp_{\text{min}}}}{V_{out_{\text{max}}}} \quad \text{(BST Mode)}
\]

(19)

4. Select the Inductor \(L_1\), Input Capacitor \(C_{\text{in}}\) and Output Capacitance \(C_{\text{out}}\).

In BK mode the inductor \(L_1\) teams up with \(C_{\text{out}}\) to fulfill an output L-C filter, and in BST mode it works with \(C_{\text{in}}\) to fulfill an input L-C filter. Because both the inductor and capacitors affect the filter performance, selections of \(L_1\), \(C_{\text{in}}\) and \(C_{\text{out}}\) are correlated. Selection trade-offs between the values of inductor and capacitors are normally required.

According to Equation 9, one can obtain the maximum inductor ripple current, as given by:

\[
I_{p-p_{\text{max}}} = \begin{cases} 
\frac{V_{out_{\text{min}}} - 1 \cdot D_{BK_{\text{min}}}}{L_1} & \text{(BK Mode)} \\
\frac{V_{mpp_{\text{min}}} - D_{BST_{\text{max}}}}{L_1} & \text{(BST Mode)}
\end{cases}
\]

whichever is greater.

(20)

A good design practice is to limit the inductor ripple current to below 30% of the maximum DC current, or the peak-to-peak ripple be 60% of the maximum DC current. Applying this constraint to Equation 19, the minimum inductance should satisfy the following:

\[
L_1 \geq \begin{cases} 
\frac{V_{out_{\text{min}}}^2}{0.6 \cdot P_{\text{max}}} \cdot \frac{1 - D_{BK_{\text{min}}}}{Fsw_{\text{min}}} & \text{(BK Mode)} \\
\frac{V_{mpp_{\text{min}}}^2}{0.6 \cdot P_{\text{max}}} \cdot \frac{D_{BST_{\text{max}}}}{Fsw_{\text{min}}} & \text{(BST Mode)}
\end{cases}
\]

And

whichever is greater.

(21)

In addition to the inductance value requirement, \(L_1\) should stay away from saturation at the peak current defined by Equation 10. Substituting the worst case values, the peak current that \(L_1\) needs to handle without being saturated is given by:

\[
I_{pk} = \begin{cases} 
\frac{P_{\text{max}}}{V_{out_{\text{min}}} + \frac{V_{out_{\text{min}}} - 1 \cdot D_{BK_{\text{min}}}}{2 \cdot L_1} \cdot Fsw_{\text{min}}} & \text{(BK Mode)} \\
\frac{P_{\text{max}}}{V_{mpp_{\text{min}}} + \frac{V_{mpp_{\text{min}}} - D_{BST_{\text{max}}}}{2 \cdot L_1} \cdot Fsw_{\text{min}}} & \text{(BST Mode)}
\end{cases}
\]

whichever is greater.

(22)

The inductor windings are recommended to use multiple strand wires in order to reduce power losses.
Substituting the input and output ripple specification limits to Equation 12, and applying the worst case parameters obtained previously, you can obtain the minimum filter capacitance required to meet the ripple limits, as follows:

\[
C_{\text{out}} \geq \frac{(V_{\text{mpp}} - V_{\text{out}}) \cdot V_{\text{out}}}{8 \cdot F_{\text{SWmin}} \cdot L_1 \cdot V_{\text{mpp}} \cdot \Delta V_{\text{in,pp}}} \\
C_{\text{in}} \geq \frac{V_{\text{out}} - V_{\text{mpp}}}{8 \cdot F_{\text{SWmin}} \cdot L_1 \cdot \Delta V_{\text{out,pp}}}
\]

(23)

Obviously, the capacitors’ voltage rating should satisfy the following:

\[
\begin{align*}
V_{\text{rating of } C_{\text{out}}} & \geq V_{\text{out}}^\text{max} \\
V_{\text{rating of } C_{\text{in}}} & \geq V_{\text{oc}}^\text{max}
\end{align*}
\]

(24)

Seen from Equation 22 that a greater valued L1 can reduce the need of capacitance of Cin and Cout, and vice versa. Trade-offs among the overall cost, size and availability are recommended in selecting L1, Cin and Cout.

Ceramic capacitors of X7R type are recommended for Cin and Cout. In addition, Cin and Cout can be a combination of multiple smaller valued capacitors connected in parallel instead of a single large valued one. Normally this approach can reduce the overall cost owing to component availability, unit price, and procurement lead time.

**Step 5. Determine the Power MOSFET Switches**

Power MOSFETs are generally selected according to voltage rating, rms current requirement, and peak current. It is obvious that the voltage rating requirements of the four MOSFETs are determined by:

\[
\begin{align*}
V_{\text{rating of } Q_1} & \geq V_{\text{oc}}^\text{max} \\
V_{\text{rating of } Q_2} & \geq V_{\text{oc}}^\text{max} \\
V_{\text{rating of } Q_3} & \geq V_{\text{out}}^\text{max} \\
V_{\text{rating of } Q_4} & \geq V_{\text{out}}^\text{max}
\end{align*}
\]

(25)

The peak current of the MOSFETs are all determined by Equation 21. The RMS current of the four MOSFETs are determined, respectively, by substituting the worst case values into Equation 14 through Equation 17, which yields the following:

\[
I_{\text{rms, } Q_1} = \frac{P_{\text{max}}}{\sqrt{V_{\text{out}} \cdot V_{\text{mpp}}}} \quad \text{(BK Mode)}
\]

whichever is greater.

\[
I_{\text{rms, } Q_2} = \frac{P_{\text{max}}}{V_{\text{out}} \cdot V_{\text{mpp}}} \quad \text{(BST Mode)}
\]

(26)

\[
I_{\text{rms, } Q_3} = \frac{P_{\text{max}}}{V_{\text{mpp}}^2} \frac{V_{\text{out}} \cdot V_{\text{mpp}}}{V_{\text{out}}^2} \quad \text{(BK Mode)}
\]

whichever is greater.

\[
I_{\text{rms, } Q_4} = \frac{P_{\text{max}}}{\sqrt{V_{\text{out}} \cdot V_{\text{mpp}}}} \quad \text{(BST Mode)}
\]

(27)

(28)

(29)
In addition, a MOSFET’s Rds(on) and gate charge are two other factors that need to be considered to reduce the overall power losses in the MSOFET. However, a lower Rds(on) MOSFET will generally have greater gate charge, therefore, it may reduce conduction losses at the cost of increased switching losses. Besides, a lower Rds(on) MOSFET usually costs more than a higher Rds(on) MOSFETs at the same voltage and current ratings and package. Trade-offs among overall efficiency and cost are recommended in selecting the MOSFETs.

5. Determine the Output Bypass Diode

Obviously the output bypass diode must support a reverse voltage greater than the maximum output voltage. When it is in conduction mode, it should continue the maximum string current. Therefore, the ratings of the output bypass diode should meet the following requirements:

\[
\begin{align*}
V_{\text{rating of } D1} & > V_{\text{out max}} \\
I_{\text{rating of } D1} & > \frac{P_{\text{max}}}{V_{\text{out min}}}
\end{align*}
\]  

A Schottky diode is recommended for the sake of minimal conduction losses in the diode when it is conducting. The conduction losses will turn into a thermal burden, thus a Schottky diode will help reduce the cooling requirement, and consequently the overall cost of the converter.

6. Determine the PM Switch Selection

This step is only required when utilizing the second generation MPPT controller SM72442 and its panel mode function. When the converter is in panel mode, Q5A/B conducts the panel maximum power point current Impp. On the other hand, since the panel mode switch is also engaged in converter fault conditions, the PM switch should be able to conduct the maximum PV panel short circuit current Isc. Therefore, PM switches current rating should satisfy:

\[
I_{D_{Q5A}} = I_{D_{Q5B}} \geq I_{\text{sc max}}
\]  

When the converter is in panel mode, the maximum voltage across the PM switches is given by:

\[
\begin{align*}
V_{\text{rating of Q5A}} = V_{\text{rating of Q5B}} & > V_{\text{oc max}} \\
V_{\text{rating of Q5A}} = V_{\text{rating of Q5B}} & > V_{\text{out max}}
\end{align*}
\] whichever is greater

In order to minimize the conduction losses in Q5A/B, an ultra low Rds(on) FET meeting the rating requirements given in Equation 30 and Equation 31 should be selected.
Table 1 summarizes key selection criteria of the SolarMagic Power Converter.

Table 1. Key Selection Criteria

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Rating</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>$L_1 \geq \frac{V_{out\max}^2}{0.6 \cdot P_{min}}$ \lor \frac{1 \cdot D_{BK_{min}}}{F_{sw_{min}}}$  \quad (BK_{Mode})&lt;br&gt;And&lt;br&gt;$L_1 \geq \frac{V_{mpp_{max}}^2}{0.6 \cdot P_{max}}$ \lor \frac{D_{BST_{max}}}{F_{sw_{max}}}$  \quad (BST_{Mode})&lt;br&gt;whichever is greater.</td>
<td>$I_{pk} = \frac{P_{max}}{V_{mpp_{min}}} + \frac{1 \cdot D_{BK_{min}}}{2 \cdot L_1} \quad \frac{V_{out_{min}}}{F_{sw_{min}}}$  \quad (BK_{Mode})&lt;br&gt;$I_{pk} = \frac{P_{max}}{V_{mpp_{min}}} + \frac{D_{BST_{max}}}{2 \cdot L_1} \quad \frac{V_{out_{min}}}{F_{sw_{min}}}$  \quad (BST_{Mode})&lt;br&gt;whichever is greater.</td>
<td>Multi-strand windings in parallel to minimize power losses in winding.</td>
</tr>
<tr>
<td>Cin</td>
<td>$C_{in} \geq \frac{V_{out_{max}}}{8 \cdot F_{sw_{min}}^2} \cdot L_1 \cdot \Delta v_{pp}$  \quad (33)</td>
<td>$V_{rating_of_C_{in}} \geq V_{oc_{max}}$  \quad (34)</td>
<td>Recommending multiple ceramic capacitors.</td>
</tr>
<tr>
<td>Cout</td>
<td>$C_{out} \geq \frac{(V_{mpp_{max}} - V_{out_{min}}) \cdot V_{out_{min}}}{8 \cdot F_{sw_{min}}^2} \cdot L_1 \cdot V_{mpp_{max}} \cdot \Delta v_{pp}$  \quad (36)</td>
<td>$V_{rating_of_C_{out}} \geq V_{out_{max}}$  \quad (37)</td>
<td>Recommending multiple ceramic capacitors.</td>
</tr>
<tr>
<td>Q1</td>
<td>$I_{rms_Q1} = \frac{P_{max}}{V_{mpp_{min}}} \quad \frac{V_{out_{min}}}{V_{mpp_{max}}}$  \quad (38)</td>
<td>Trade-off between low Rds(on) and low gate charge MOSFETs needed to minimize overall power dissipation.</td>
<td></td>
</tr>
<tr>
<td>Q2</td>
<td>$I_{rms_Q2} = \frac{P_{max}}{V_{mpp_{min}}} \sqrt{V_{out_{min}} \cdot V_{mpp_{max}}}$  \quad (39)</td>
<td>Trade-off between low Rds(on) and low gate charge MOSFETs needed to minimize overall power dissipation.</td>
<td></td>
</tr>
</tbody>
</table>
### Table 1. Key Selection Criteria (continued)

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Rating</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q3</td>
<td></td>
<td></td>
<td>Trade-off between low Rds(on) and low gate charge MOSFETs needed to minimize overall power dissipation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{\text{rms, Q3}} = \frac{P_{\text{max}}}{V_{\text{out, min}}} \cdot \frac{P_{\text{max}}}{V_{\text{mp, min}}}$ (BK Mode) $\frac{V_{\text{out, min}} - V_{\text{mp, min}}}{P_{\text{max}}}$ (BST Mode) whichever is greater.</td>
<td>$V_{\text{rating of Q3}} \geq V_{\text{out, max}}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{\text{pk}} = \frac{P_{\text{max}}}{V_{\text{out, min}}} \cdot \frac{1 - D_{\text{min}}}{2 \cdot L_1} \cdot \frac{1 - D_{\text{min}}}{F_{\text{sw, min}}}$ (BK Mode) $\frac{V_{\text{mp, min}}}{V_{\text{mp, min}}} \cdot \frac{D_{\text{BST, max}}}{2 \cdot L_1} \cdot \frac{D_{\text{BST, max}}}{F_{\text{sw, min}}}$ (BST Mode) whichever is greater.</td>
<td></td>
</tr>
<tr>
<td>Q4</td>
<td></td>
<td></td>
<td>Trade-off between low Rds(on) and low gate charge MOSFETs needed to minimize overall power dissipation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{\text{rms, Q4}} = \sqrt{\frac{P_{\text{max}}}{V_{\text{out, min}}} \cdot V_{\text{mp, min}}}$ (43)</td>
<td>$V_{\text{rating of Q4}} \geq V_{\text{out, max}}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{\text{pk}} = \frac{P_{\text{max}}}{V_{\text{out, min}}} \cdot \frac{V_{\text{mp, min}}}{2 \cdot L_1} \cdot \frac{D_{\text{BST, max}}}{F_{\text{sw, min}}}$ (BST Mode) whichever is greater.</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td></td>
<td>$V_{\text{rating of D1}} &gt; V_{\text{out, max}}$</td>
<td>Ultra-Low forward voltage drop Schottky diode preferred.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{\text{rating of D1}} = \frac{P_{\text{max}}}{V_{\text{out, min}}}$ (45)</td>
<td></td>
</tr>
<tr>
<td>Q5A, Q5B</td>
<td></td>
<td></td>
<td>Ultra-Low Rds(on) MOSFET preferred.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{rating of Q5A}} = V_{\text{rating of Q5B}} &gt; V_{\text{out, max}}$ whichever is greater.</td>
<td>$V_{\text{rating of Q5A}} = V_{\text{rating of Q5B}} &gt; V_{\text{out, max}}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{\text{D, Q5A}} = I_{\text{D, Q5B}} &gt; I_{\text{sc, max}}$ (46)</td>
<td></td>
</tr>
</tbody>
</table>

## Summary of Power Circuit Selection Guide

- **Component:** Q3
- **Value:** $I_{\text{rms, Q3}} = \frac{P_{\text{max}}}{V_{\text{out, min}}} \cdot \frac{P_{\text{max}}}{V_{\text{mp, min}}}$ (BK Mode) $\frac{V_{\text{out, min}} - V_{\text{mp, min}}}{P_{\text{max}}}$ (BST Mode) whichever is greater.
- **Rating:** $V_{\text{rating of Q3}} \geq V_{\text{out, max}}$
- **Notes:** Trade-off between low Rds(on) and low gate charge MOSFETs needed to minimize overall power dissipation.

- **Component:** Q4
- **Value:** $I_{\text{rms, Q4}} = \sqrt{\frac{P_{\text{max}}}{V_{\text{out, min}}} \cdot V_{\text{mp, min}}}$ (43)
- **Rating:** $V_{\text{rating of Q4}} \geq V_{\text{out, max}}$
- **Notes:** Trade-off between low Rds(on) and low gate charge MOSFETs needed to minimize overall power dissipation.

- **Component:** D1
- **Value:** $V_{\text{rating of D1}} > V_{\text{out, max}}$
- **Rating:** $I_{\text{rating of D1}} = \frac{P_{\text{max}}}{V_{\text{out, min}}}$ (45)
- **Notes:** Ultra-Low forward voltage drop Schottky diode preferred.

- **Component:** Q5A, Q5B
- **Value:** $V_{\text{rating of Q5A}} = V_{\text{rating of Q5B}} > V_{\text{out, max}}$ whichever is greater.
- **Rating:** $V_{\text{rating of Q5A}} = V_{\text{rating of Q5B}} > V_{\text{out, max}}$
- **Notes:** Ultra-Low Rds(on) MOSFET preferred.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

**Products**

<table>
<thead>
<tr>
<th>Audio</th>
<th><a href="http://www.ti.com/audio">www.ti.com/audio</a></th>
<th>Automotive and Transportation</th>
<th><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>amplifier.ti.com</td>
<td>Communications and Telecom</td>
<td><a href="http://www.ti.com/communications">www.ti.com/communications</a></td>
</tr>
<tr>
<td>DSP</td>
<td>dsp.ti.com</td>
<td>Energy and Lighting</td>
<td><a href="http://www.ti.com/energy">www.ti.com/energy</a></td>
</tr>
<tr>
<td>Interface</td>
<td>interface.ti.com</td>
<td>Medical</td>
<td><a href="http://www.ti.com/medical">www.ti.com/medical</a></td>
</tr>
<tr>
<td>Logic</td>
<td>logic.ti.com</td>
<td>Security</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>power.ti.com</td>
<td>Space, Avionics and Defense</td>
<td><a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>microcontroller.ti.com</td>
<td>Video and Imaging</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
<td>TI E2E Community</td>
<td>e2e.ti.com</td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated