

AN-1028 Maximum Power Enhancement Techniques for Power Packages

ABSTRACT

The purpose of this application report is to aid the user in maximizing the power handling capability of Texas Instruments power packages by using the SOT-223 as an example.

Contents

1	Introdu	ction	2
2	Theory		2
3	Result		3
4	Conclu	sion	4
5	Refere	nces	5
Append	dix A	Heat Flow Theory Applied to Power Devices	6
Append	dix B	Thermal Measurement	8
Append	dix C	Package Dimension	10
Append	dix D	Thermal Board Views	11

List of Figures

1	SOT-223 Package achieves junction-to-case thermal resistance R _{BJC} of 12°C/W	2
2	Both Sides of the 4.5" x 5" SOT-223 Thermal Board (complete scale drawings is shown in)	3
3	SOT-223 Junction-to-Ambient Thermal Resistance versus Copper Mounting Pad Area and Its Surface Placement	
4	Maximum Power Dissipation Curves for SOT-223. 0.066 in. ² 2 oz. Copper Mounting Pad Area, Layout 2, is Recommended to Achieve Approximately 1.3W	4
5	Cross-Sectional View of a Power MOSFET Mounted on a Printed Circuit Board	6
6	K Factors, Slopes of a V _{SD} vs Temperature Curves, of a Typical Power MOSFET	8
7	Normalized Transient Thermal Resistance Curves	9
8	Junction-to-Case Thermal Resistance R _{eJC} of Various Surface Mount Packages	9
9	SOT-223	10
10	SOT-223 Thermal Board Top View in Actual Scale	11
11	SOT-223 Thermal Board Bottom View in Actual Scale	12
	List of Tables	

1	hermal Board Configurations	3
---	-----------------------------	---

All trademarks are the property of their respective owners.



Introduction

1 Introduction

In natural cooling, the method of improving power performance should be focused on the optimum design of copper mounting pads. The design should take into consideration the size of the copper and its placement on either or both of the board surfaces. A copper mounting pad is important because the substrate of the integrated circuit is mounted directly onto the pad. The pad acts as a heatsink to reduce thermal resistance and leads to improved power performance.



Figure 1. SOT-223 Package achieves junction-to-case thermal resistance R_{BJC} of 12°C/W

2 Theory

When a device operates in a system under the steady-state condition, the maximum power dissipation is determined by the maximum junction temperature rating, the ambient temperature, and junction-to-ambient thermal resistance.

 $\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}) \; / \; \mathsf{R}_{\mathsf{\theta}\mathsf{JA}}$

(1)

(2)

(3)

The term junction refers to the point of thermal reference of the semiconductor. Equation 1 can also be applied to the transient-state:

 $\mathsf{P}_{\mathsf{DMAX}}(\mathsf{t}) = [\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}] / \mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}(\mathsf{t})$

where $P_{DMAX}(t)$ and $R_{\theta JA}(t)$ are time dependent. By using the transient thermal resistance curves shown in the data sheet, a transient temperature change can be calculated. The transient thermal behavior is a complicated subject because $R_{\theta JA}(t)$ increases non-linearly with time and the conditions of the power pulse. A more thorough treatment of transient power analysis is beyond the scope of this document; for more details, see [13].

R_{0JA} has two distinct elements, R_{0JC} junction-to-case and R_{CA} case-to-ambient thermal resistance.

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

The case thermal reference of the SOT-223 Power Package is defined as the point of contact between the lead of the package and the mounting surface.

 $R_{\theta CA}$ is influenced by many variables such as ambient temperature, board layout, and cooling method. Due to the lack of an industry standard, the value of $R_{\theta CA}$ is not easily defined and can affect $R_{\theta JA}$ significantly. In addition, the case reference can be defined differently by various manufacturers. Under such conditions, it becomes difficult to define $R_{\theta CA}$ from the component manufacturer standpoint.

On the other hand, R_{BJC} is independent of the users' conditions and can be accurately measured by the component manufacturer.

Therefore, in this application report an effort has been made to define a procedure that can be used to quantify the junction-to-ambient thermal resistance $R_{\theta JA}$, which is more useful to the circuit board designer.

2



3 Result

The scope of the investigation has been limited to the size of copper mounting pad and its relative surface placement on the board. In still air with no heatsink, the application of these heat dissipation methods is the most cost effective thermal solution. A total of sixteen different combinations of 2 oz. copper pad sizes and their placement were designed to study their influence on $R_{\theta JA}$ thermal resistance. The configurations of the board layout are shown in Figure 2 and Table 1. Layouts 1 to 6 have the copper pad sizes from 0.0123 to 1 square inches on the top side of the board (top side is defined as the component side of the board). Layouts 7 to 11 have copper pad sizes from 0.132 to 1 square inches on the top side sizes from 0.132 to 1 square inches divided equally on both sides of the board.



Figure 2. Both Sides of the 4.5" x 5" SOT-223 Thermal Board (complete scale drawings is shown in Appendix D)

Layout	2 oz. Copper Mounting Pad Area (in ²)	Relative Placement on Board
1–6	0.0123, 0.066, 0.3, 0.53. 0.76, 1	Тор
7–11	0.2, 0.4, 0.6, 0.8, 1	Bottom
12–16	0.132, 0.35, 0.568, 0.784, 1	1/2 Top and 1/2 Bottom

 $R_{\theta JA}$ was calculated from the relationship between power and the change of junction temperature. For more details, test conditions and method, see Appendix B.







Plots in Figure 3 show the relationship of $R_{\theta JA}$ versus the copper mounting pad area and its surface placement on the board. It is apparent that increasing copper mounting pad area considerably lowers $R_{\theta JA}$ from approximately 110°C/W to 40°C/W in the range from 0.0123 to 1 square inches. In addition, placing all the copper on the top side of the board further reduces $R_{\theta JA}$ by 10°C/W to 15°C/W when compared with the other two placements.

By substituting the thermal resistance, ambient temperature, and the maximum junction temperature rating into Equation 1, the steady-state maximum power dissipation curves can be obtained and are shown in Figure 4.

A 18% increase in the power handling can be achieved by increasing the copper pad area on top of the board from 0.0123 to 0.066 in.², layout 2. This thermal pad fits directly under the package, so that no additional board space is required. For maximum performance, it is recommended to put extra copper on the bottom of the board connected to the top pad by through-hole thermal vias.



Figure 4. Maximum Power Dissipation Curves for SOT-223. 0.066 in.² 2 oz. Copper Mounting Pad Area, Layout 2, is Recommended to Achieve Approximately 1.3W

4 Conclusion

4

Texas Instruments has attempted to define the thermal performance of the SOT-223 Power Package, from a systems point of view. It has been demonstrated that significant thermal improvement can be achieved in the maximum power dissipation through the proper design of copper mounting pads on the circuit board. The results can be summarized as follows:

- Enlarged copper mounting pads, on either one or both sides of the board, are effective in reducing the case-to-ambient thermal resistance R_{eCA}.
- Placement of the copper pads on the top side of the board gives the best thermal performance.
- The most cost effective approach of designing layout 2: 0.066 square inches copper pad directly under the package, without occupying additional board space, can increase the maximum power from approximately 1.1W to 1.3W.

- K. Azar, S.S. Pan, J. Parry, H. Rosten, "Effect of Circuit Board Parameters on Thermal Performance of Electronic Components in Natural Convection Cooling," IEEE 10th Annual Semi-Therm Conference, Feb. 1994.
- A. Bar-Cohen, & A.D. Krauss, "Advances in Thermal Modeling of Electronic Components & Systems," Vol 1, Hemisphere Publishing, Washington, D.C., 1988.
- 3. R.T. Bilson, M.R. Hepher, J.P. McCarthy, "The Impact of Surface Mounted Chip Carrier Packaging on Thermal Management in Hybrid Microcircuit," Thermal Management Concepts in Microelectronics Packaging, International Society for Hybrid Microelectronics, 1984.
- 4. R.A. Brewster, R.A. Sherif, "Thermal Analysis of A Substrate with Power Dissipation in the Vias," IEEE 8th Annual Semi-Therm Conf., Austin, TX, Feb. 1992.
- 5. D. Edwards, "Thermal Enhancement of IC Packages," IEEE 10th Annual Semi-Therm Conf., San Jose, CA, Feb. 1994.
- 6. S.S. Furkay, "Convective Heat Transfer in Electronic Equipment: An Overview," Thermal Management Concepts, 1984.
- 7. C. Harper, Electronic Packaging & Interconnection Handbook, McGraw-Hill, NY, 1991, Ch. 2.
- Y.M. Kasem, R.K. Williams, "Thermal Design Principles and Characterization of Miniaturized Surface-Mount Packages for Power Electronics," IEEE 10th Annual Semi-Therm Conf., San Jose, CA, Feb. 1994.
- 9. V. Manno, N.R. Kurita, K. Azar, "Experimental Characterization of Board Conduction Effect," IEEE 9th Annual Semi-Therm Conf., 1993.
- 10. J.W. Sofia, "Analysis of Thermal Transient Data with Synthesized Dynamic Models for Semiconductor Devices," IEEE 10th Annual Semi-Therm Conf., San Jose, CA, Feb. 1994.
- 11. G.R. Wagner, "Circuit Board Material/Construction and its Effect on Thermal Management," Thermal Management Concepts, 1984.
- 12. M. Wills, "Thermal Analysis of Air-Cooled Cbs," Electron Prod., pp. 11-18, May 1983.
- 13. Motorola Application Note AN-569.

References



Appendix A Heat Flow Theory Applied to Power Devices

When a power device operates with an appreciable current, its junction temperature is elevated. It is important to quantify its thermal limits in order to achieve acceptable performance and reliability. This limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. A one dimensional steady-state model of conduction heat transfer is demonstrated in Figure 5. The heat generated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed circuit board, and eventually to the ambient environment. There are also secondary heat paths. One is from the package to the ambient air. Using a MOSFET device as an example, the other is from the drain lead frame to the detached source and gate leads then to the printed circuit board. These secondary heat paths are assumed to be negligible contributors to the heat flow in this analysis.



Figure 5. Cross-Sectional View of a Power MOSFET Mounted on a Printed Circuit Board

NOTE: Note that the case temperature is measured at the point where the drain lead(s) contact with the mounting pad surface.

6



The increase of junction temperature above the surrounding environment is directly proportional to dissipated power and the thermal resistance.

The steady-state junction-to-ambient thermal resistance, $R_{\theta JA}$, is defined as:

$$R_{\alpha_{JA}} = (T_J - T_A)/P$$

where T_J is the average temperature of the device junction. The term junction refers to the point of thermal reference of the semiconductor device. T_A is the average temperature of the ambient environment. P is the power applied to the device which changes the junction temperature.

 $R_{\theta JA}$ is a function of the junction-to-case $R_{\theta JC}$ and case-to-ambient $R_{\theta CA}$ thermal resistance.

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

(5)

7

(4)

where the case of a power MOSFET is defined at the point of contact between the drain lead(s) and the mounting pad surface. $R_{_{\theta JC}}$ can be controlled and measured by the component manufacturer independent of the application and mounting method and is therefore the best means of comparing various suppliers component specifications for thermal performance. On the other hand, it is difficult to quantify $R_{_{\theta CA}}$ due to heavy dependence on the application. Before using the data sheet thermal data, the user should always be aware of the test conditions and justify the compatibility in the application.

Appendix B Thermal Measurement

B.1

Prior to any thermal measurement, a K factor must be determined. It is a linear factor related to the change of intrinsic diode voltage with respect to the change of junction temperature. From the slope of the curve shown in Figure 6, K factor can be determined. It is approximately 2.2 mV/°C for most Power MOSFET devices.



Figure 6. K Factors, Slopes of a V_{sb} vs Temperature Curves, of a Typical Power MOSFET

After the K factor calibration, the drain-source diode voltage of the device is measured prior to any heating. A pulse is then applied to the device and the drain-source diode voltage is measured 30 µs following the end of the power pulse. From the change of the drain-source diode voltage, the K factor, input power, and the reference temperature, the time dependent single pulsed junction-to-reference thermal resistance can be calculated. From the single pulse curve on Figure 7, duty cycle curves can be determined.

NOTE: A curve set in which R_{BIA} is specified indicates that the part was characterized using the ambient as the thermal reference. The board layout specified in the device-specific data sheet will help determine the applicability of the curve set.

B.2 Junction-to-Ambient Thermal Resistance Measurement

Equipment and Setup:

- **Tesec DV240 Thermal Tester**
- 1 cubic foot still air environment
- Thermal Test Board with 16 layouts defined by the size of the copper mounting pad and their relative surface placement. For layouts with copper on the top and bottom planes, there are 0.02 inch copper plated vias (heat pipes) connecting the two planes. For board layout and description, see Figure 2 and Table 1 on the thermal application report. The conductivity of the FR-4 PCB used is 0.29 W/m-C. The length is 5.00 inches \pm 0.005; width 4.50 inches \pm 0.005; and thickness 0.062 inches \pm 0.005. 2 oz. copper clad PCB.

The junction-to-ambient thermal measurement was conducted in accordance with the requirements of MIL-STD-883 and MIL-STD-750 with the exception of using 2 oz. copper and measuring diode current at 10 mA.

8



A test device is soldered on the thermal test board with minimum soldering. The copper mounting pad reaches the remote connection points through fine traces. Jumpers are used to bridge to the edge card connector. The fine traces and jumpers do not contribute significant thermal dissipation but serve the purpose of electrical connections. Using the intrinsic diode voltage measurement described above, the junction-to-ambient thermal resistance can be calculated.



Figure 7. Normalized Transient Thermal Resistance Curves

B.3 Junction-to-Case Thermal Resistance Measurement

Equipment and Setup:

- Tesec DV240 Thermal Tester
- large aluminum heat sink
- type-K thermocouple with FLUKE 52 K/J Thermometer

The drain lead(s) is soldered on a 0.5 x 1.5 x 0.05 copper plate. The plate is mechanically clamped to a heat sink which is large enough to be considered ideal. Thermal grease is applied in-between the two planes to provide good thermal contact. Theoretically the case temperature should be held constant regardless of the conditions. Thus a thermocouple is used and fixed at the point of contact between the drain lead(s) and the copper plate surface, to account for any heatsink temperature change. Using the intrinsic diode voltage measurement described earlier, the junction-to-case thermal resistance can be obtained. A plot of junction-to-case thermal resistance for various packages is shown in Figure 8. Note $R_{\theta JC}$ can vary with die size and the effect is more prominent as $R_{\theta JC}$ decreases.



Figure 8. Junction-to-Case Thermal Resistance R_{eJC} of Various Surface Mount Packages



Appendix C Package Dimension









Appendix D Thermal Board Views



Figure 10. SOT-223 Thermal Board Top View in Actual Scale





Figure 11. SOT-223 Thermal Board Bottom View in Actual Scale

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications		
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications	
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers	
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps	
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy	
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial	
Interface	interface.ti.com	Medical	www.ti.com/medical	
Logic	logic.ti.com	Security	www.ti.com/security	
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com			
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com	
Wireless Connectivity	www.ti.com/wirelessconnectivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated