LM4030, LM4128, LM4132

Voltage Reference Selection Basics

Literature Number: SNVA602
Voltage Reference Selection Basics  
— By David Megaw, Design Engineer

Voltage references are a key building block in data conversion systems, and understanding their specifications and how they contribute to error is necessary for selecting the right reference for the application. Figure 1 shows the application of a voltage reference in a simple analog-to-digital converter (ADC) and digital-to-analog converter (DAC). In each case, the reference voltage (VREF) acts as a very precise analog ‘meter stick’ against which the incoming analog signal is compared (as in an ADC) or the outgoing analog signal is generated (DAC). As such, a stable system reference is required for accurate and repeatable data conversion; and as the number of bits increases, less reference error can be tolerated. Monolithic voltage references produce an output voltage which is substantially immune to variations in ambient temperature as well as loading, input supply, and time. While many ADCs and DACs incorporate an internal reference, beyond 8 to 10 bits it is rare to find one with sufficient precision as high-density CMOS technologies commonly used for data converters typically produce low-quality references. In most cases, the internal reference can be overdriven by an external one to improve performance. Terms such as “high precision” and “ultra-high precision” are common in reference datasheets but do little to help designers in their selection. This article seeks to provide an explanation of common reference specifications, rank their relative importance and show how a designer can use them in some simple calculations to narrow his or her search.

Figure 1. Simplified ADC/DAC Diagrams
High-Precision LM4030 Shunt Reference Features 0.05% Initial Accuracy and Low 10 ppm Tempco Over Temperature

<table>
<thead>
<tr>
<th>Product ID</th>
<th>Type</th>
<th>V_OUT Options (V)</th>
<th>Initial Accuracy (%)</th>
<th>Tempco (ppm/°C)</th>
<th>Quiescent Current (µA)</th>
<th>Noise (µVpp)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM4140</td>
<td>Series (LDO)</td>
<td>1.024, 1.25, 2.048, 2.5, 4.096</td>
<td>0.1</td>
<td>3, 6, 10</td>
<td>230</td>
<td>2.2</td>
<td>SO-8</td>
</tr>
<tr>
<td>LM4132</td>
<td>Series (LDO)</td>
<td>1.8, 2.0, 2.5, 3.0, 3.3, 4.096</td>
<td>0.05, 0.1, 0.2, 0.4, 0.5</td>
<td>10, 20, 30</td>
<td>60</td>
<td>170</td>
<td>SOT23-5</td>
</tr>
<tr>
<td>LM4030</td>
<td>Shunt</td>
<td>2.5, 4.096</td>
<td>0.05, 0.1, 0.15</td>
<td>10, 20, 30</td>
<td>120</td>
<td>100</td>
<td>SOT23-5</td>
</tr>
<tr>
<td>LM4120</td>
<td>Series (LDO)</td>
<td>1.8, 2.048, 2.5, 3.0, 3.3, 4.09, 5</td>
<td>0.2, 0.5</td>
<td>50</td>
<td>160</td>
<td>20</td>
<td>SOT23-5</td>
</tr>
<tr>
<td>LM4050</td>
<td>Shunt</td>
<td>2.0, 2.5, 4.096, 5.0, 8.2, 10</td>
<td>0.1, 0.2, 0.5</td>
<td>50</td>
<td>39</td>
<td>48</td>
<td>SOT23-3</td>
</tr>
<tr>
<td>LM4128</td>
<td>Series (LDO)</td>
<td>1.8, 2.0, 2.5, 3.0, 3.3, 4.096</td>
<td>0.1, 0.2, 0.5, 1</td>
<td>75, 100</td>
<td>60</td>
<td>170</td>
<td>SOT23-5</td>
</tr>
</tbody>
</table>

For FREE samples, datasheets, and more, visit: national.com/power
Or call: 1-800-272-9959
**Voltage Reference Selection Basics**

*Figure 2* shows the two available voltage references topologies: series and shunt. A series reference provides load current through a series transistor located between \( V_{IN} \) and \( V_{REF} \) (Q1), and is basically a high-precision, low-current linear regulator. A shunt reference regulates \( V_{REF} \) by shunting excess current to ground via a parallel transistor (Q2). In general, series references require less power than shunt references because load current is provided as it is needed. The bias current of a shunt reference (\( I_{BIAS} \)) is set by the value of \( R_{BIAS} \) and must be greater than or equal to the maximum load current plus the reference’s minimum operating current (the minimum bias current required for regulation). In applications where the maximum load current is low (e.g. below 100 \( \mu \)A to 200 \( \mu \)A), the disparity in power consumption between series and shunt references shrinks. There is no inherent difference in accuracy between the two topologies and high- and low-precision examples are available in both varieties. The advantages and disadvantages of the two architectures are summarized in *Table 1*. Overall, shunt references offer more flexibility (\( V_{IN} \) range, creation of negative or floating references) and better power supply rejection at the expense of higher power consumption. The typical application diagram of data converters will often show a zener diode symbol representing the reference, indicating the use of a shunt reference. This is merely a convention, and in nearly all cases a series reference could be used as well.

---

*Figure 2. Circuit Symbols and Simplified Schematics of Series and Shunt Architectures*
Voltage Reference Selection Basics

References designed for drifts less than 20 ppm/°C generally require special circuitry to reduce TC₂ (and possibly higher-order terms), and their datasheets will often mention some form of “curvature correction.” Another common type of reference is based on a buried-zener diode voltage plus a bipolar base-to-emitter voltage to produce a stable reference voltage on the order of 7V. The drift performance of buried-zener references is on par with that of bandgap references, although their noise performance is superior.

Buried-zener references usually require large quiescent currents and must have an input supply greater than 7.2V, so they cannot be used in low-voltage applications (VIN = 3.3V, 5V, etc.).

Voltage Reference Specifications In Order of Importance

1.) Temperature Coefficient

The variation in VREF over temperature is defined by its temperature coefficient (TC, also referred to as “drift”) which has units of parts-per-million per degree Celsius (ppm/°C). It is convenient to represent the reference voltage temperature dependence as a polynomial for the sake of discussion:

\[ V_{REF}(T) = V_{REF} \mid_{25°C} \left( 1 + TC_1 \left( \frac{T}{25°C} \right) + TC_2 \left( \frac{T}{25°C} \right)^2 + TC_3 \left( \frac{T}{25°C} \right)^3 + \ldots \right) \]

TC₁ represents the first-order (linear) temperature dependence, TC₂ the second-order, and so on. Higher than first-order terms are usually lumped together and described as the “curvature” of the drift. The majority of monolithic references are based on a bandgap reference. A bandgap reference is created when a specific Proportional To Absolute Temperature (PTAT) voltage is added to the Complementary To Absolute Temperature (CTAT) base-to-emitter voltage of a bipolar transistor yielding a voltage at roughly the bandgap energy of silicon (~1.2V) where TC₁ is nearly zero. Neither the PTAT nor CTAT voltage is perfectly linear leading to non-zero higher-order TC coefficients, with TC₂ usually being dominant. References designed for drifts less than 20 ppm/°C generally require special circuitry to reduce TC₂ (and possibly higher-order terms), and their datasheets will often mention some form of “curvature correction.” Another common type of reference is based on a buried-zener diode voltage plus a bipolar base-to-emitter voltage to produce a stable reference voltage on the order of 7V. The drift performance of buried-zener references is on par with that of bandgap references, although their noise performance is superior.

Buried-zener references usually require large quiescent currents and must have an input supply greater than 7.2V, so they cannot be used in low-voltage applications (VIN = 3.3V, 5V, etc.).

The temperature coefficient can be specified over several different temperature ranges, including the commercial temperature range (0 to 70°C), the industrial temperature range (-40 to 85°C), and the extended temperature range (-40 to 125°C). There are several methods of defining TC, with the “box” method being used most often. The box method calculates TC using the difference in the maximum and minimum VREF measurements over the entire temperature range. Whereas other methods use the values of VREF at the endpoints of the temperature range (T_MIN, T_MAX).

### Table 1. Series vs Shunt Architectures

<table>
<thead>
<tr>
<th></th>
<th>Series</th>
<th>Shunt</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Terminals</td>
<td>3 (VIN, VREF, GND)</td>
<td>2 (VREF, GND)</td>
</tr>
<tr>
<td>Current Requirements</td>
<td>Iq + ILOAD (as needed)</td>
<td>Min. operating current + ILOAD_MAX (continuous)</td>
</tr>
<tr>
<td>Advantages</td>
<td>Low power dissipation</td>
<td>Excellent power supply rejection</td>
</tr>
<tr>
<td></td>
<td>Shutdown/power-saving mode possible</td>
<td>Can be used to create negative reference voltages</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Can be used to create floating references (cathode to a voltage other than GND)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inherent current sourcing and sinking</td>
</tr>
<tr>
<td>Disadvantages</td>
<td>Limited maximum VIN</td>
<td>Must idle at maximum load current</td>
</tr>
<tr>
<td></td>
<td>More sensitive to VIN supply (PSRR)</td>
<td>Shutdown/power-saving mode not possible</td>
</tr>
<tr>
<td></td>
<td>May only be capable of sourcing current</td>
<td></td>
</tr>
</tbody>
</table>

...
Voltage Reference Selection Basics

Neither method is ideal. The weakness of the endpoints method is the failure to account for any curvature in the drift (TC2, TC3, etc.). Calculating the incremental TC from room temperature to both the minimum and maximum temperatures improves the situation as information on TC2 can be garnered using three data points rather than two. While the box method is more accurate than using endpoints, it may underestimate TC if the temperature range of the application is smaller than the range over which the TC is specified.

2.) Initial Accuracy

The initial accuracy of \( V_{\text{REF}} \) indicates how close to the stated nominal voltage the reference voltage is guaranteed to be at room temperature under stated bias conditions. It is typically specified as a percentage and ranges from 0.01% to 1% (100-10,000 ppm). For example, a 2.5V reference with 0.1% initial accuracy should be between 2.4975V and 2.5025V when measured at room temperature. The importance of initial accuracy depends mainly on whether the data conversion system is calibrated. Buried-zener references have very loose initial accuracy (5-10%) and will require some form of calibration.

3.) 0.1-10 Hz Peak-to-Peak Noise

The internally-generated noise of a voltage reference causes a dynamic error that degrades the signal-to-noise ratio (SNR) of a data converter, reducing the estimated number of bits of resolution (ENOB). Datasheets provide separate specifications for low- and high-frequency noise. Broadband noise is typically specified as an rms value in microvolts over the 10 Hz to 10 kHz bandwidth. Broadband noise is the less troublesome of the two as it can be reduced to some degree with a large \( V_{\text{REF}} \) bypass capacitor. Broadband noise may or may not be important in a given application depending on the bandwidth of the signal the designer is interested in. Low-frequency \( V_{\text{REF}} \) noise is specified over the 0.1 Hz to 10 Hz bandwidth as a peak-to-peak value (in \( \mu \text{V} \) or ppm). Filtering below 10 Hz is impractical, so the low-frequency noise contributes directly to the total reference error. Low-frequency noise is characterized using an active bandpass filter composed of a 1st-order high-pass filter at 0.1 Hz followed by an \( n \)th-order low-pass filter at 10 Hz. The order of the low-pass filter has a significant effect on measured peak-to-peak value. Using a 2nd-order low pass at...
10 Hz will reduce the peak-to-peak value by 50 to 60% compared to a 1st-order filter. Some manufacturers use up to 8th-order filters, so a designer should read the datasheet notes carefully when comparing references. From a design perspective, the 0.1 Hz to 10 Hz noise is mainly due to the flicker (1/f) noise of the devices and resistors in the bandgap cell, and therefore scales linearly with $V_{\text{REF}}$. For example, a 5V reference will have twice the peak-to-peak noise voltage as the 2.5V option of the same part. Reducing the noise requires considerably higher current and larger devices in the bandgap cell, so very low noise references ($<5 \mu V_{\text{p-p}}$) often have large quiescent currents (hundreds of microamps to milliamps) and tend to be in larger packages. Buried-zener references have the best noise performance available because no gain is required to generate the output voltage. Bandgap cells typically have a closed-loop gain of 15 V/V to 20 V/V, causing device and resistor noise to be amplified.

### 4.) Thermal Hysteresis

Thermal hysteresis is the shift in $V_{\text{REF}}$ due to one or more thermal cycles and is specified in parts-per-million. A thermal cycle is defined as an excursion from room temperature to a minimum and a maximum temperature and finally back to room temperature (for example, 25°C to -40°C to 125°C to 25°C). The temperature range (commercial, industrial, extended) and number of thermal cycles vary by manufacturer, making direct comparison difficult. More thermal cycles over a wider temperature range leads to a larger shift in $V_{\text{REF}}$. Even if the temperature range of the application is narrow, the heating of the part when soldering it to the PCB and any subsequent reflows will induce shifts in $V_{\text{REF}}$. The main cause of thermal hysteresis is a change in die stress and therefore is a function of the package, die-attach material and molding compound, as well as the layout of the IC itself. As a rule of thumb, references in larger packages tend to have lower hysteresis. Thermal hysteresis is not tested in production and datasheets only provide a typical shift.

### 5.) Long-Term Stability

Long-term stability describes the typical shift in $V_{\text{REF}}$ after 1000 hours (6 weeks) of continuous operation under nominal conditions. It is meant to give the designer a rough idea of the stability of the reference voltage over the life of the application. The prevailing wisdom is that the majority of the shift in $V_{\text{REF}}$ occurs in the first 1000 hours as long-term stability is related logarithmically with time. A six-week test time is not feasible in production, so long-term stability is characterized on a small sample of parts (15 to 30 units) at room temperature and the typical shift is specified. Once a reference is soldered down on a PCB, changes in the board stress can also cause permanent shifts in $V_{\text{REF}}$. Board stress dependence is not currently captured in datasheets, so the designer should locate the reference on a portion of the PCB least prone to flexing. Different packages will have different sensitivity to stress; metal cans are largely immune, and surface-mount plastic packages become progressively more sensitive the smaller the package (for example, the same die will perform better in an SO-8 than a SC70 package).

### 6.) Load Regulation

Load regulation is the measure of the variation in $V_{\text{REF}}$ as a function of load current and is specified either as a percentage or in parts-per-million per milliamp (ppm/mA). It is calculated by dividing the relative change in $V_{\text{REF}}$ at minimum and maximum load currents by the range of the load current.

\[
\text{LOAD\_REG(ppm/mA)} = 10^4 \left( \frac{V_{\text{REF\_LOAD\_MAX}} - V_{\text{REF\_LOAD\_MIN}}}{V_{\text{REF\_LOAD\_MIN}}} \right) \left( \frac{1}{I_{\text{LOAD\_MAX}} - I_{\text{LOAD\_MIN}}} \right)
\]
Load regulation depends on both the design of the reference and the parasitic resistance separating it from the load, so the reference should be placed as close to the load as the PCB layout will allow. References with pins for both forcing and sensing \( V_{\text{REF}} \) provide some immunity to this problem. The impedance of the reference input is large enough (>10 kΩ) on many data converters that load regulation error may not be significant. Maximum load current information can be found in ADC/DAC datasheets specified as either a minimum reference pin resistance (\( R_{\text{REF}} \)) or a maximum reference current (\( I_{\text{REF}} \)). In situations where the reference is buffered with a high-speed op amp, load regulation error can usually be ignored. The dual of load regulation for shunt references is the ‘change in reverse breakdown voltage with current’ that specifies the change in \( V_{\text{REF}} \) as a function of the current shunted away from the load. It is calculated with the same equation as load regulation where load current is replaced with shunted current (\( I_{\text{SHUNT}} \)). The amount of shunted current depends on both the load current and the input voltage so the ‘change in reverse voltage with current’ specification also indicates line sensitivity.

7.) Line Regulation

Line regulation applies only to series voltage references and is the measure of the change in the reference voltage as a function of the input voltage.

\[
\text{LINE\_REG} = 10^4 \cdot \left(\frac{V_{\text{REF}}|_{\text{VIN\_MAX}} - V_{\text{REF}}|_{\text{VIN\_MIN}}}{V_{\text{REF}}|_{\text{VIN\_MIN}}}ight) \times \left(\frac{1}{V_{\text{IN\_MAX}} - V_{\text{IN\_MIN}}}ight)
\]

The importance of line regulation depends on the tolerance of the input supply. In situations where the input voltage tolerance is within 10% or less, it may not contribute significantly to the total error. The extension of line regulation over frequency is the Power Supply Rejection Ratio (PSRR). PSRR is rarely specified but typical curves are usually provided in the datasheet. As with line regulation, the importance of PSRR depends on specifics of the input supply. If \( V_{\text{IN}} \) is noisy (generated with a switching regulator, sensitive to EMI, subject to large load transients), PSRR may be critical. The analogous specification for shunt references is the reverse dynamic impedance, which indicates the sensitivity of \( V_{\text{REF}} \) to an AC current. Noise on the supply powering a shunt reference is converted to a noise current through \( R_{\text{BIAS}} \). Some shunt reference datasheets will specify the reverse dynamic impedance at 60 Hz and 120 Hz, and nearly all will provide a plot of reverse dynamic impedance versus frequency.

8.) Other Considerations

In applications where power consumption is crucial, a series reference is usually the right choice. The quiescent current of most series references ranges from 25 µA to 200 µA, although several are available with \( I_{\text{Q}} < 1 \) µA. Low quiescent current generally comes at the expense of precision (TC and initial accuracy) and higher noise. Some series references can also be disabled via an external ENABLE/SHUTDOWN pin causing the quiescent current to drop to a few microamps or less when \( V_{\text{REF}} \) is not needed. A power-saving mode is not possible in shunt references. Additionally, series references can have dropout voltages less than 200 mV, allowing them to be used at lower input voltages. Shunt references can also be used at low voltages, but the bias current may vary widely with changes in \( V_{\text{IN}} \) due to the small \( R_{\text{BIAS}} \) resistor required.

References do not require many external passive components but proper selection can improve performance. A bypass capacitor on \( V_{\text{REF}} \) substantially improves PSRR (or reverse dynamic impedance in the case of a shunt reference) at higher frequencies. It will also improve the load transient response, and
reduce high-frequency noise. Generally speaking, the best performance is achieved with the largest bypass capacitor allowed. The range of allowable bypass capacitors depends on the stability of the reference, which should be detailed along with ESR restrictions in the component selection section of the datasheet. When using a large bypass capacitor (>1 µF) it may be advantageous to bypass it with a smaller value, lower-ESR capacitor to reduce the effects of the ESR and ESL. The reverse dynamic impedance of a shunt reference varies inversely with the amount of current shunted. If noise immunity is more important than power consumption in a given application, a smaller \( R_{\text{BIAS}} \) may be used to increase \( I_{\text{SHUNT}} \).

**Selecting a Voltage Reference**

Voltage reference selection begins with satisfying the application operating conditions, specifically: nominal \( V_{\text{REF}} \), \( V_{\text{IN}} \) range, current drive, power consumption, and package size. Beyond that, a reference is chosen based on the accuracy requirements of a given data converter application. The most convenient unit for understanding how the reference error affects accuracy is in terms of the least significant bit (LSB) of the data converter. The LSB in units of parts-per-million is simply one million divided by two raised to the number of bits power. Table 2 provides the LSB values for common resolutions.

\[
\text{LSB (ppm)} = 10^4 \times \left(\frac{1}{2}\right)^{\text{NOB}}
\]

**Table 2. LSB Values in PPM for Common Data Converter Resolutions**

<table>
<thead>
<tr>
<th>BITS</th>
<th>LSB (ppm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>3906</td>
</tr>
<tr>
<td>10</td>
<td>977</td>
</tr>
<tr>
<td>12</td>
<td>244</td>
</tr>
<tr>
<td>14</td>
<td>61</td>
</tr>
<tr>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

ADCs/DACs have their own sources of error including integral nonlinearity (INL), differential nonlinearity (DNL), and gain and offset error. If we consider the case of the more common unipolar data converter, voltage reference error is functionally equivalent to a gain error. INL and DNL gauge the nonlinearity of a data converter, on which the reference voltage has no effect. The gain and offset errors can be understood conceptually by recognizing that ADCs/DACs have two reference voltages: \( V_{\text{REF}} \) and GND in the case of a unipolar data converter, and \( V_{\text{REF}} \) and \( -V_{\text{REF}} \) for bipolar data converters. The offset error is the deviation in the output (in bits for an ADC and voltage for a DAC) from the ideal minus full-scale (MFS) value when a MFS input is applied. The MFS reference voltage is GND so \( V_{\text{REF}} \) error has no effect. The gain error is the deviation from the ideal positive full-scale (PFS) output for a PFS input, minus the offset error. The PFS reference voltage is \( V_{\text{REF}} \), so any shift in the reference voltage equates to a gain error. As such, the reference error can cause loss of dynamic range for input signals near PFS, which is also where it has the most pronounced effect on accuracy. The effect of reference error on a mid-scale (MS) input signal is half that for a PFS input, and is negligible for inputs near MFS. For example, a worst-case reference error of 8 LSB would result in a loss of 3 bits of accuracy for a PFS input, 2 bits of lost accuracy at mid-scale, and no loss of accuracy at MFS. If the designer has no idea what kind of reference error they can live with, matching the worst-case reference error to the maximum gain error is a reasonable starting point. In systems where error contributors are statistically independent, and consequently add together as a root mean squared sum, balancing the error contributions represents the optimal case. Otherwise, the error will tend to be dominated by one variable and the accuracy of the other variable(s) is essentially wasted.
In calculating the total error in V_REF it is helpful to separate the specifications where a maximum value is guaranteed (TC, initial accuracy, load regulation, line regulation) and those where only a typical value is provided (0.1 Hz to 10 Hz noise, thermal hysteresis, and long-term stability). Other than initial accuracy, the guaranteed specifications are all linear coefficients and their contribution to the total error can be calculated based on the operating ranges of the reference (temperature range, load current, and input voltage). In calibrated systems, initial accuracy can be dropped from the equation.

The above calculation represents the worst case, and most of the time a reference will perform better than the guaranteed maximums (especially when it comes to line and load regulation where the maximum may be more a function of the testing system due to the very low signal-to-noise ratio of the measurement). It is worth noting that the statistical methods through which the guaranteed maximum specifications are calculated vary by manufacturer, so comparing datasheets may not tell the full story. If the designer wants to estimate the average reference error, they can take the rms sum of the individual error sources rather than just adding them up. In most cases, the TC error will be dominant, so TC error by itself gives a good indication of average reference performance.

Datasheets only provide typical values for thermal hysteresis and long-term stability, but both are likely to vary a great deal unit to unit. The typical specification is not very helpful in estimating worst-case error without knowing the standard deviation of the distribution. Many times this information can be obtained by calling the manufacturer. Otherwise, a conservative, albeit crude, approach would be to multiply the typical specification by three or four to get a ballpark estimate of the worst-case shift. This is assuming that the standard deviation of the distribution is on the order of the mean value and designing for a two or three standard deviation worst case.

The loss of resolution due to noise is harder to predict and can only really be known by testing a reference in the application. Low-frequency noise should be very consistent on a unit-to-unit basis and no ‘sand-bagging’ of the typical value is required. Over a 10-second window, one can expect the V_REF to shift by an amount equal to the 0.1 Hz to 10 Hz peak-to-peak specification.
Voltage Reference Selection Basics

Once the worst-case reference error in parts-per-million is estimated, it can be converted into LSB for different data converter resolutions using the values in Table 2. The worst-case accuracy loss at positive full-scale and mid-scale can then be calculated taking the log base-2 of the number of LSB of error.

\[
\text{ERROR}_{\text{TOTAL}} \text{ (LSB)} = \left\lceil \frac{1631 \text{ ppm}}{\text{LSB}} \right\rceil = 1.7 \text{ LSB (10 bit)} = 6.7 \text{ LSB (12 bit)} = 26.7 \text{ LSB (14 bit)}
\]

Worst Case Lost Accuracy = \( \log_2 (\text{ERROR}_{\text{TOTAL}} \text{ (LSB)}) \)

Worst Case Lost Accuracy (PFS) = 0.8 bit (10 bit) = 2.7 bits (12 bit) = 4.7 bits (14 bit)
Worst Case Lost Accuracy (MS) = 0 bit (10 bit) = 1.7 bits (12 bit) = 3.7 bits (14 bit)

If the average rather than the worst case is considered, the rms sum of reference error contributors can be taken (replacing the maximums for the typicals).

Example (LM4132A_2.5V):

\[
\text{ERROR}_{\text{RMS}} = \sqrt{(550)^2 + (500)^2 + (60)^2 + (75)^2 + (50)^2 + (96)^2} = 760 \text{ ppm}
\]

\[
\text{ERROR}_{\text{RMS}} \text{ (LSB)} = \left\lceil \frac{760 \text{ ppm}}{\text{LSB}} \right\rceil = 0.8 \text{ LSB (10 bit)} = 3.1 \text{ LSB (12 bit)} = 12.5 \text{ LSB (14 bit)}
\]

Typical Lost Accuracy = \( \log_2 (\text{ERROR}_{\text{TOTAL}} \text{ (LSB)}) \)

Typical Lost Accuracy (PFS) = 0 bit (10 bit) = 1.6 bits (12 bit) = 3.6 bits (14 bit)
Typical Lost Accuracy (MS) = 0 bit (10 bit) = 0.6 bits (12 bit) = 2.6 bits (14 bit)

Using the above analysis, a designer should be able to predict the typical and worst-case accuracy loss due to reference error in their data conversion system. Repeating this exercise for several different references should provide the designer with more insight into what reference specifications are most critical in their application, allowing them to make a more informed selection.
Power Design Tools

Tools for Energy-Efficient Designs
Access white papers, reference designs, and application notes on PowerWise® products and systems.
www.national.com/powerwise

Analog Edge™ App Notes
National’s monthly analog design technical journal.
www.national.com/analogedge

Online Seminars
Free online seminars by industry experts. Log onto National’s analog online seminars today.
www.national.com/onlineseminars

Don’t miss a single issue!
Subscribe now to receive email alerts when new issues of Power Designer are available:
www.national.com/powerdesigner
Read our Signal Path Designer® online today at:
www.national.com/spdesigner

©2008, National Semiconductor Corporation. National Semiconductor, PowerWise, and Signal Path Designer are registered trademarks and Analog Edge is a service mark of National Semiconductor. All other brand or product names are trademarks or registered trademarks of their respective holders. All rights reserved.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning such use. TI products are neither designed nor intended for use in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any damages arising out of the use of TI products in such safety-critical applications.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>DSP</td>
<td>Industrial</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Medical</td>
</tr>
<tr>
<td>Interface</td>
<td>Security</td>
</tr>
<tr>
<td>Logic</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Transportation and Automotive</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated