Power management techniques and methodologies are expanding rapidly. Political, environmental, and consumer-driven pressures are pushing the market toward increasing functionality while decreasing power consumption. Portable applications, in particular, are presently seeing a great deal of expansion. It is a growing market segment that is being fueled by the increase of wireless devices and their expanding feature sets. Cellular telephones, PDAs, MP3 players, digital cameras, and portable gaming platforms are getting smaller, faster, and more capable. In order to maintain acceptable levels of “talk-time” (battery life), a great deal of effort is being put into the design of the power-supply subsystems.

Power conversion and system energy management are two primary areas that affect battery life in portable equipment. Power conversion deals with the efficient transformation of the battery voltage into the required supply rail(s), while system energy management attempts to conserve energy by optimizing the entire system to the real-time needs of the application.

Optimizing Regulation Yields Energy Solutions
The power conversion challenge is to maximize the efficiency of the regulators. The efficiency of a regulator is defined as the output power over the input...
Reduce Energy Consumption with PowerWise® Technology

Digitally-Programmable LP5552 Energy Management Unit Extends Battery Life and Enables New Features

<table>
<thead>
<tr>
<th>Product ID</th>
<th># of Outputs</th>
<th>Output Voltages and Current</th>
<th>V_{IN} Range</th>
<th>Interface</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP5550</td>
<td>4</td>
<td>1 Buck: 0.6V to 1.2V, 300 mA</td>
<td>3V to 5.5V</td>
<td>PWI 1.0</td>
<td>LLP-16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 LDOs: 0.6V to 3.3V, up to 250 mA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LP5551</td>
<td>8</td>
<td>2 Bucks: 0.6V to 1.2V, 300 mA</td>
<td>2.7V to 5.5V</td>
<td>PWI 1.0</td>
<td>LLP-36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 LDOs: 0.6V to 3.3V, up to 250 mA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>N-well bias: -0.3 to 1V (to supply)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>P-well bias: -1V to +1V (to GND)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LP5552</td>
<td>7</td>
<td>2 Bucks: 0.6V to 1.235V, 800 mA</td>
<td>2.7V to 4.6V</td>
<td>PWI 2.0</td>
<td>micro SMD-36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 LDOs: 0.6V to 3.3V, up to 250 mA</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Ideal for use in dual core processors, cellular handsets, handheld radios, PDAs, battery-powered devices, and portable instruments

For FREE samples, datasheets, and more information on PowerWise technology, visit us today at: powerwise.national.com
Power and is given as a percentage:

\[ \eta = \frac{P_{\text{OUT}}}{P_{\text{IN}}} = \frac{(V_{\text{OUT}} \cdot I_{\text{OUT}})}{(V_{\text{IN}} \cdot I_{\text{IN}})} \]

Power conversion efficiencies now reach into the 90th percentile and increases are becoming more difficult to realize. As conversion efficiency has reached a plateau, it has become necessary to find new ways to conserve energy at the system level. This gets into the realm of energy management.

The following two equations show the necessity for system energy management. There is the dynamic term involving \( C \), the circuit capacitance, the supply voltage, \( V_{\text{DD}} \), and \( f \), the clock frequency.

The second term is the static term which is dominated by the leakage current of the digital gates. In larger-geometry devices, the dynamic term dominates the power utilization. As the industry moves to ever-smaller devices, the static term is becoming increasingly important.

In a digital system, the power consumed is roughly equal to:

\[ P = (C \cdot V_{\text{DD}}^2 \cdot f) + (V_{\text{DD}} \cdot I_{\text{LEAK}}) \]

Thus, the energy expended is roughly equal to:

\[ E = (C \cdot V_{\text{DD}}^2) + (V_{\text{DD}} \cdot I_{\text{LEAK}} \cdot t) \]

Several Techniques Exist for Design Improvements

Almost all large digital systems will deploy one or more clock-gating strategies to avoid unnecessary toggling of the clock, and many systems will power-down unused sections of the design when appropriate. Processing engines also make use of idle and sleep modes to save energy. This is a conventional energy management technique whereby the processor wakes up periodically, or when required, performs its pending tasks, and then returns to a low-power state. These techniques can be effective, but come at a cost. Any time the circuitry is needed, there is some delay while it is powered up and/or synchronized. These methods conserve energy only when there is nothing to do (i.e., when the processor is in the sleep state).

Newer techniques have involved scaling the frequency and voltage of the processing engine to reduce energy expenditure. Energy is the key metric for increasing ON-time in dealing with battery-powered systems. Dropping the frequency alone will reduce the average power consumption, but it will not reduce the total energy used to complete a specific computational task. The voltage in the system must be reduced to realize energy savings. Dynamic Voltage Scaling (DVS) and Adaptive Voltage Scaling (AVS) both can achieve a reduction in voltage, refer to Energy Savings with DVS and AVS in Figure 1.

DVS adjusts the voltage and frequency in pre-characterized pairings. National Semiconductor offers Power Management ICs (PMICs) such as the LP3906 and LP3907 devices which support DVS mode as well as devices which support both AVS and DVS modes such as the LP5550, LP5551, and LP5552. DVS provides power and energy savings, with some additional margin in the voltage to accommodate all potential systems over process and temperature variations. This extra overhead to accommodate the worst case results in wasted energy in non-ideal systems. If it was possible to close the power-supply loop at the system level, the control loop could adaptively scale the voltage to the minimum workable voltage and conserve the most energy. PowerWise technology accomplishes that.

The PowerWise Interface (PWI) Enables Smart Energy Management

The PowerWise specification is a system-level approach to energy management that enables Adaptive Voltage Scaling (AVS) and state control for battery-powered devices. The PowerWise concept incorporates closed-loop AVS with a high-speed, serial-power-management bus to allow a processing engine to use the minimum voltage at any operating frequency, at any given time in the system, to minimize dynamic energy dissipation.
Easy-to-Use Power Management Units for Digital Subsystems

96% Efficient LP3906 Provides Flexibility with Digital Programmability

LP3906 Features

- Two programmable buck regulators to support core and other high-current rails
- Two programmable LDOs to support internal processor functions and peripherals
- I2C for independent control of LP3906 and peripherals

Ideal for powering application processors, FPGAs, and DSPs where size and efficiency are important

<table>
<thead>
<tr>
<th>Product ID</th>
<th>Digitally Programmable</th>
<th>Efficiency</th>
<th>Regulator Output Current</th>
<th>LDO Output Current</th>
<th>Packaging</th>
<th>Solution Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP3906</td>
<td>I2C</td>
<td>Up to 96%</td>
<td>1.5 A</td>
<td>300 mA</td>
<td>LLP-24</td>
<td>20 mm x 20 mm</td>
</tr>
<tr>
<td>LP3905</td>
<td>N/A</td>
<td>Up to 90%</td>
<td>600 mA</td>
<td>150 mA (low noise)</td>
<td>LLP-14</td>
<td>15 mm x 10 mm</td>
</tr>
</tbody>
</table>

For FREE samples, datasheets, online design tools, and more, visit us today at: power.national.com
Saving Energy via Smart Power Management

PowerWise technology also incorporates the ability to bias the well voltages of a processing engine. As $V_{DD}$ is reduced to minimize dynamic losses, the threshold voltage of the transistors must also be reduced to maintain high drive levels. This increases the leakage current and static-power losses. The leakage current can be reduced by back-biasing the well. Alternatively, by forward-biasing it, higher drive levels can be achieved for the same $V_{DD}$. The PowerWise loop and well-biasing schemes may be used in conjunction with multi-$V_T$ designs.

The standard system configuration to enable PowerWise closed-loop AVS is comprised of an Advanced Power Controller (APC) residing in the processing engine, a PMIC containing a PWI slave, and the 2-wire PWI serial bus connecting the two components. The PMIC supplies various voltages to the processor. The voltage levels provided by the PMIC can be adjusted by sending commands from the PWI master within the APC to the PWI slave.

The APC’s task is to accept commands from the host processor, provide a CPU-independent voltage-control mechanism, and track the logic operating speed in real time. The APC is always active and continuously monitors the system over all parameters. System temperature, load, transient, and process variation, amongst others, are all accounted for. As the APC is informed of a pending frequency change, it determines the minimum voltage possible for stable system operation at the new frequency. This occurs within the closed loop to servo the voltage to the appropriate level by using voltage-adjustment commands issued by the APC to the PWI slave via the PWI interface.

Options for Meeting Power Challenges

The PowerWise AVS technology is available with two APC versions. APC1 is for simple single-voltage domain designs and APC2 is suited for more complex multi-domain systems. APC1 uses the point-to-point PWI 1.0 interface while APC2 utilizes the PWI 2.0 bus interface between the master(s) and slave(s).

National offers two Energy Management Units for APC1: the LP5550 device, which includes one AVS DC-DC switcher and three LDOs, and the LP5551 device which adds another DVS-style DC-DC switcher, an additional LDO, and bias regulators for N- and P-well connections in threshold-scaling applications.

The LP5552 Energy Management Unit is compatible with the APC2/PWI 2.0 IP package. The LP5552 device contains two high-performance switching regulators for AVS or DVS applications and five LDOs. All seven regulators are contained in the tiny 36-bump micro SMD package. Each regulator can be independently turned on and off as well as programmed to a desired voltage.

Higher Switching Frequency Enables Reduced Power and Circuit Size

The switching regulators in the LP5552 device operate at a switching frequency of 3.6 MHz as seen in Figure 2. The increased switching frequency allows the use of smaller-valued components for the output filter. Typical values are a 1 µH inductor and a 10 µF ceramic capacitor. These smaller values allow the system designer to select smaller footprint parts with low vertical heights, while maintaining outstanding transient performance.
Enhance Digital Processor Power Management with Dynamic Voltage Scaling (DVS)

LM3370 Dual Buck Regulator Provides Highest Efficiency for FPGAs and Multimedia Processors

LM3370 Features

- Automatic PFM-PWM mode switching provides high efficiency at all loads
- I2C-compatible interface scales power to match processor clock frequency
- Lowest IQ (<20 µA) extends battery life
- 2 MHz operation enables smaller external components and minimizes footprint
- Power-on-reset prevents fault condition in processors
- Spread spectrum reduces noise (ideal for RF systems)

Ideal for low-power FPGAs, CPLDs, and application processors

For samples, evaluation boards, datasheets, and online design tools, visit us today at:

power.national.com

High Efficiency Across All Loads
POWER designer

Saving Energy via Smart Power Management

Transient performance of the switchers can be seen in Figure 3. The entire power system can be realized in a sub-0.85 mm height allowing extremely thin form factors in the product design.

**Key Features**

The switchers are capable of operating at a maximum DC current of 800 mA with peak efficiencies of 88%. The switchers are digitally programmable from 0.6V to 1.235V in steps of 5 mV. Figures 4 and 5 show the settling time of the output being programmed to minimum (0.6V) and to maximum (1.235V). Each switcher also has an associated memory-retention LDO that can be programmed to track the switcher voltage for voltage-scaling applications, or can be used as an independent 50 mA LDO. These two memory-retention regulators can be programmed between 0.6V and 1.35V, in 50 mV steps.

The third LDO, intended to power PLLs and/or analog functions, is capable of 100 mA of continuous output current. All of these LDOs are digitally programmable as well. The LP5552 device has a number of additional signals to allow seamless integration of the LP5552 into the target system. ENABLE and RESETN can be used in the system to handle power sequencing, register space resets, and global power on/off. The PWROK signal is an indicator that can be used for power sequencing or power-on-reset generation. The LP5552 device also includes three GPIOs that can be freely used as extra digital drivers in the system. The system designer can program them to be either an open-drain output or a push-pull output referenced to the LP5552 I/O voltage.

The LP5552 device can greatly simplify system design, minimize cost, and save PCB space. It is a very dense package that can fill most needs for a portable power system. Coupled with a PWI 2.0 master, operating in closed-loop AVS, it can realize the greatest energy savings in portable equipment. It can also be used in an open-loop DVS application, and the PWI traffic may be bit-banged from GPIOs on a processing engine without an APC. The PowerWise Interface specification can be freely downloaded and implemented at [www.pwistandard.org](http://www.pwistandard.org). Information about National’s PowerWise technology offerings, as well as all other power management solutions, can be found at [power.national.com](http://power.national.com).
### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated