Introduction
The high $dv/dt$ and $di/dt$ switching transients during MOSFET commutation are the chief sources of both conducted and radiated EMI from switching DC/DC regulators. While the optimization of PCB layout for gallium-nitride (GaN) switching devices has received recent attention, the layout of silicon power MOSFETs also requires careful consideration, given their widespread use in applications such as automotive and communications equipment systems where EMI performance is critical.

This TechNote explores EMI abatement in high-current DC/DC regulator circuits that employ a controller paired with discrete high-side and low-side silicon power MOSFETs. Using a single-sided PCB layout that specifically minimizes the parasitic inductance of the switching power loop, the switch-node voltage overshoot and ringing during MOSFET commutation are reduced, thus lowering regulator EMI signature.

Conventional Layout Designs
Figure 1 shows a single-sided layout of a synchronous buck regulator with discrete power MOSFETs, Q1 and Q2, in popular SON 5 × 6-mm case size. Placement of input capacitor Cin1 near the MOSFETs results in a high-frequency switching loop with lateral orientation and a relatively high area of almost 20 mm$^2$. A layer-2 (L2) ground (GND) plane acts as an image plane for currents on the top layer, providing a flux cancellation effect. Still, the parasitic loop inductance is quite high, greater than 1 nH.

Figure 2. Improved Lateral Switching Loop Design

The layout in Figure 2 is modified so that the high-side FET (Q1) is rotated 90°. This improves heatsinking of Q1 for better thermal management, and allows convenient placement of capacitor (Cin1) in 0603 case size near the MOSFETs for high-frequency decoupling. Also note the U-shaped layout orientation of the power-stage components positions the output capacitors for a shorter return connection to the low-side MOSFET and input capacitors.

Switching Loop Optimization
Figure 3 shows a proposed layout with the benefit of a reduced switching power loop area and lower EMI using a multilayer PCB structure. The design uses layer 2 of the PCB as a power-loop return path directly underneath the top layer to create a small physical loop area of 2 mm$^2$. The currents flowing in opposing directions in the vertical loop configuration provide field self-cancellation, further reducing parasitic inductance.

For completeness, Figure 3 also includes the layout of the LM5146-Q1 100-V synchronous buck controller. Surround the regulator in the GND pad geometry to connect an EMI shield if needed.
Finally, using two ceramic output caps on each side of the inductor, Cout1 and Cout2, optimizes the output current loops. Having two parallel return paths from the output splits the return current in two, helping mitigate “ground bounce” effect.

Results and Discussion

Figure 5(a) shows the switch-node voltage waveform measured with a wide-bandwidth probe using the optimized layout of Figure 3. With a parasitic loop inductance less than 500 pH, ringing is not evident, just a low-amplitude overshoot and negligible undershoot, which bodes well for EMI performance above 30 MHz.

For comparison, Figure 5(b) shows a similar measurement using the same circuit, but with the lateral loop layout of Figure 2. The peak overshoot of the optimized layout is lower by approximately 4 V.

Extension to High-Current Applications

Figure 6 shows a layout that supports paralleled FETs. Similar to the layout technique shown in Figure 3, the four power MOSFETs, two each for high-side and low-side positions, provide additional current capability and improved thermal performance.

Again, the 0603-sized input capacitors conduct high-frequency currents, while the adjacent 1210 capacitors provide low-frequency bulk decoupling.

Figure 4. PCB Stack-Up Depicting Switching Loop With Low Area Using Layers L1 and L2

Four 10-nF input capacitors with small 0402 or 0603 case size, designated Cin1 to Cin4 in Figure 3, are placed in parallel very close to the drain of Q1. The low equivalent series inductance (ESL) and high self-resonant frequency (SRF) of the small footprint capacitors yield excellent high-frequency performance. The negative terminals of these capacitors are connected to the L2 GND plane with multiple 12-mil (0.3-mm) diameter vias, minimizing inductance.

In addition, the switch-node copper polygon in Figure 3 includes just the pad of the inductor and the minimum area required to connect to the MOSFETs. Ground plane copper shields the polygon pour connecting the MOSFETs to the inductor terminal. The single-layer routing of traces for SW and BST means that vias with high dv/dt do not appear on the bottom side of the PCB. This avoids e-field coupling to the reference ground plane during the EMI test.

Figure 5. Switch-Node Voltage Waveforms With Vertical Loop Layout (a); Lateral Loop Layout (b).

Figure 6. Paralleled MOSFET Layout Design

Four 0603 input decoupling capacitors in parallel provide low impedance at high frequency. Together with a tightly-coupled return plane on layer 2, the capacitors provide decoupling for high-frequency currents.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated