ABSTRACT

The LMZM33606 is a 16 × 10 mm² 6-A rated synchronous step-down power module that features a wide operating input range from 3.5 V to 36 V with adjustable output voltage range from 1 V to 20 V. The LMZM33606 can be configured in an inverting buck-boost (IBB) topology with the output voltage inverted or negative with respect to input voltage. This application report shows how the conventional non-inverting evaluation board for the LMZM33606 can be configured for an inverting application. This application note also provides the additional level-shifter circuitry for EN and PGGOOD pin if the feature is required. Note that the LMZM33604 is rated for 4A and pin-to-pin compatible with the LMZM33606.

Contents

1 Inverting Buck-Boost Topology ............................................................................................................. 2
2 Design Considerations .......................................................................................................................... 4
3 External Components ............................................................................................................................ 5
4 Typical Performance .............................................................................................................................. 7
5 Digital Pin Configurations ..................................................................................................................... 8
6 Conclusion ............................................................................................................................................ 12
7 References ............................................................................................................................................ 12

List of Figures

1 Converting From Buck to Inverting Buck Boost Topology ................................................................. 2
2 Recommended Maximum Output Current for LMZM33606 ............................................................ 3
3 Recommended Maximum Output Current for LMZM33604 ............................................................ 4
4 LMZM33606 Inverting Buck-Boost Schematic With Schottky Diode ............................................ 5
5 SW Node Voltage During Start-Up ..................................................................................................... 5
6 Efficiency at \( V_{IN} = 24 \text{ V} \) ........................................................................................................ 7
7 Load Regulation at \( V_{IN} = 24 \text{ V} \) .................................................................................................. 7
8 Start-up on \( V_{IN} = 24 \text{ V}, V_{OUT} = -5 \text{ V} \) With 3-A Load ......................................................... 7
9 Shutdown on \( V_{IN} = 24 \text{ V}, V_{OUT} = -5 \text{ V} \) With 3-A Load ...................................................... 7
10 Load Transient Response, \( V_{IN} = 24 \text{ V}, V_{OUT} = -5 \text{ V} \) With 0-A to 3-A Load Step .................. 7
11 Output Voltage Ripple, \( V_{IN} = 24 \text{ V}, V_{OUT} = -5 \text{ V} \) With 3-A Load ..................................... 7
12 EN Pin Level Shifter ............................................................................................................................ 8
13 EN Pin Level Shifter on Start-Up .......................................................................................................... 9
14 EN Pin Level Shifter on Shutdown ..................................................................................................... 9
15 PG Pin Level Shifter ............................................................................................................................ 10
16 PG Pin Level Shifter on Start-Up ......................................................................................................... 11
17 PG Pin Level Shifter on Shutdown ..................................................................................................... 11

Trademarks

All trademarks are the property of their respective owners.
1 Inverting Buck-Boost Topology

1.1 Concept

In a standard buck configuration the positive connection (V_{OUT}) is connected to the internal inductor, and the return connection is connected to the device ground.

In the IBB configuration, SYS_GND is connected to device V_{OUT} and the device return is now the negative output voltage (nV_{OUT}). This shift in topology allows the output voltage to be inverted with respect to the input voltage.

1.2 Output Current Calculations

By changing the buck configuration into an IBB configuration, the average inductor current is affected. The output current capability in the IBB topology is less than the buck configuration. The maximum achievable current is calculated by the following:

\[ I_{OUT}^{(IBB)} = I_{L_{\text{max}}} \times (1 - D) \]

- \( I_{L_{\text{max}}} \) is the maximum rated inductor current
- \( D \) is the operating duty cycle

The operating duty cycle for an inverting buck-boost converter can be found with Equation 2:

\[ D = \frac{V_{OUT}}{V_{OUT} - V_{IN} \times \eta} \]

(2)

**NOTE:** \( V_{OUT} \) in Equation 2 is represented with a negative value.

The efficiency term in Equation 2 adjusts the equations in this section for power conversion losses and yields a more accurate maximum output current result. Given that the IBB configuration yields an efficiency range of 70% to 85%, the conservative value of 70% is used for calculating the duty cycle. Use Equation 1 and Equation 2 to calculate the recommended maximum output current. For example a 24-V input voltage, –12-V output voltage system, the duty cycle is:

\[ D = \frac{-12}{-12 \cdot -24 \times 0.7} = 0.4166 \]

(3)
The result of Equation 3 is then used to calculate the maximum achievable output current:

\[ I_{\text{out}} \text{(IBB)} = 6 \times (1 - 0.4166) = 3.5A \]

(4)

Table 1 and Figure 2 provides a general idea of the maximum output current allowed from the modified LMZM33606.

Table 1. Maximum Output Current Calculation for LMZM33606

<table>
<thead>
<tr>
<th>( V_{\text{OUT}} ) (V)</th>
<th>( V_{\text{IN}} ) (V)</th>
<th>( I_{\text{L, max}} ) (A)</th>
<th>( \eta )</th>
<th>( D )</th>
<th>( I_{\text{OUT}} ) (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1.2</td>
<td>24</td>
<td>6</td>
<td>0.7</td>
<td>0.066</td>
<td>5.6</td>
</tr>
<tr>
<td>-1.8</td>
<td>24</td>
<td>6</td>
<td>0.7</td>
<td>0.096</td>
<td>5.4</td>
</tr>
<tr>
<td>-2.5</td>
<td>24</td>
<td>6</td>
<td>0.7</td>
<td>0.130</td>
<td>5.2</td>
</tr>
<tr>
<td>-3.3</td>
<td>24</td>
<td>6</td>
<td>0.7</td>
<td>0.164</td>
<td>5.0</td>
</tr>
<tr>
<td>-5</td>
<td>24</td>
<td>6</td>
<td>0.7</td>
<td>0.230</td>
<td>4.6</td>
</tr>
<tr>
<td>-12</td>
<td>24</td>
<td>6</td>
<td>0.7</td>
<td>0.417</td>
<td>3.5</td>
</tr>
</tbody>
</table>

Figure 2. Recommended Maximum Output Current for LMZM33606

Table 2. Maximum Output Current Calculation for LMZM33604

<table>
<thead>
<tr>
<th>( V_{\text{OUT}} ) (V)</th>
<th>( V_{\text{IN}} ) (V)</th>
<th>( I_{\text{L, max}} )</th>
<th>( \eta ) (%)</th>
<th>( D )</th>
<th>( I_{\text{OUT}} ) (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1.2</td>
<td>24</td>
<td>4</td>
<td>0.7</td>
<td>0.066</td>
<td>3.7</td>
</tr>
<tr>
<td>-1.8</td>
<td>24</td>
<td>4</td>
<td>0.7</td>
<td>0.096</td>
<td>3.6</td>
</tr>
<tr>
<td>-2.5</td>
<td>24</td>
<td>4</td>
<td>0.7</td>
<td>0.130</td>
<td>3.5</td>
</tr>
<tr>
<td>-3.3</td>
<td>24</td>
<td>4</td>
<td>0.7</td>
<td>0.164</td>
<td>3.3</td>
</tr>
<tr>
<td>-5</td>
<td>24</td>
<td>4</td>
<td>0.7</td>
<td>0.230</td>
<td>3.1</td>
</tr>
<tr>
<td>-12</td>
<td>24</td>
<td>4</td>
<td>0.7</td>
<td>0.417</td>
<td>2.3</td>
</tr>
</tbody>
</table>
1.3 \( V_{IN} \) and \( V_{OUT} \) Range In Inverting Configuration

When configured in an IBB topology, the input voltage across the module is \( V_{IN} \) to \( V_{OUT} \) effectively limiting the input voltage range. The LMZM33606 has an input voltage range from 3.5 V to \( 36 + V_{OUT} \), where \( V_{OUT} \) is a negative value. For example, for an output voltage of \(-12\) V the maximum input voltage is 24V. The output voltage range in this topology is \(-1\) V to \(-20\) V.

2 Design Considerations

2.1 Additional Bypass Capacitor and Schottky Diode

Use a ceramic bypass capacitor, \( C_{BYP} \), with a minimum capacitance of 10 \( \mu \)F. The voltage rating must be taken into consideration because this capacitor will experience stress equal to the full voltage range between \( V_{IN} \) and \( V_{OUT} \).

In order for the system to be stable, there must be an input power supply capacitor to help dampen the high-frequency noise that can couple onto the circuit. An electrolytic capacitor with moderate ESR helps dampen any input supply ringing caused by long power leads. When using the LMZM33606EVM, \( C_{BULK} \) capacitor should be added across \( V_{IN} \) and SYS_GND.

Consider that the inclusion of the \( C_{BYP} \) capacitor introduces an AC path from \( V_{IN} \) to \( V_{OUT} \) and might worsen the transient response. When \( V_{IN} \) is applied to the circuit, this \( dV/dt \) across the bypass capacitor creates a current that must return to ground to complete the loop. This current might flow through the internal low-side body diode of the MOSFET and the inductor to return to ground. For this case, it is recommended to have a Schottky diode between \( NV_{OUT} \) and SYS_GND. If large line transients are expected, increase the output capacitance to keep the output voltage within acceptable levels.
2.2 Start-up Behavior and Switching Node Consideration

The voltage on the SW pin switches from \( V_{IN} \) to \( V_{OUT} \) in an inverting topology instead of from \( V_{IN} \) to GND in a buck topology. When the high-side MOSFET turns on, the SW node sees the input voltage. When the low-side MOSFET turns on, the SW node detects the device return, which is the output voltage. During start-up, \( V_{IN} \) rises to achieve the desired input voltage. \( V_{OUT} \) starts ramping down after the EN pin voltage exceeds its threshold level and \( V_{IN} \) exceeds its UVLO threshold. As \( V_{OUT} \) continues to ramp down, the SW node low level follows it down. Figure 5 shows the resulting normal and smooth start-up of the output voltage.

![Figure 5. SW Node Voltage During Start-Up](image)

3 External Components

The LMZM33606 power module integrates power MOSFETs and shielded inductor. As a result, this application only requires as few as four external components. Performing a load-transient test and frequency sweep is recommended to evaluate stability.
3.1 Capacitor Selection

Ceramic capacitors with low equivalent series resistance (ESR) are recommended to achieve low output voltage ripple. X5R- or X7R-type dielectrics are recommended for the stable capacitance versus temperature characteristics and DC bias. The higher the DC voltage applied to the capacitor, the less the effective capacitance. Use a minimum of 10-μF capacitance for both $C_{BYP}$ and $C_{IN}$. Making this capacitor value too large can prevent proper start-up operations. Evaluating the Bode plot of the circuit under normal operation can provide insight on the stability of the system.

3.2 System Loop Stability

Stability is an important factor in the system when adding more output capacitance. The general rule of thumb for a stable design is a desired phase margin (PM) of at least 45° or greater. In extreme conditions too much output capacitance added to the system result in a lowered bandwidth and PM less than 45°. The table below shows the PM for each output voltage selection measured from the modified default LMZM33606EVM with $C_{FF}$ unpopulated and 388μF of ceramic-only $C_{OUT}$.

<table>
<thead>
<tr>
<th>$V_{IN}$ (V)</th>
<th>$V_{OUT}$ (V)</th>
<th>$I_{OUT}$ (A)</th>
<th>$F_{cross}$ (kHz)</th>
<th>PM (°)</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>-1.2</td>
<td>3</td>
<td>32</td>
<td>37</td>
</tr>
<tr>
<td>24</td>
<td>-1.8</td>
<td>3</td>
<td>26</td>
<td>41</td>
</tr>
<tr>
<td>24</td>
<td>-2.5</td>
<td>3</td>
<td>20</td>
<td>43</td>
</tr>
<tr>
<td>24</td>
<td>-3.3</td>
<td>3</td>
<td>16</td>
<td>38</td>
</tr>
<tr>
<td>24</td>
<td>-5</td>
<td>3</td>
<td>15</td>
<td>44</td>
</tr>
</tbody>
</table>

Modifying the output capacitance and feed-forward capacitor will affect the PM measurement. The table below shows the PM for each output voltage selection that achieves a PM greater than 45° with the output capacitance and feed-forward capacitor used during testing. The $C_{FF}$ capacitor is meant to help improve phase margin and bandwidth when placed in parallel with the top feedback resistor. Note that the output capacitance is only ceramic. Non-ceramic capacitors will have high ESR that can impact the stability of the system. When modifying the output capacitance to improve PM, it is recommended to run a frequency response analysis to ensure proper operation and system stability.

<table>
<thead>
<tr>
<th>$V_{IN}$ (V)</th>
<th>$V_{OUT}$ (V)</th>
<th>$I_{OUT}$ (A)</th>
<th>$F_{cross}$ (kHz)</th>
<th>PM (°)</th>
<th>$C_{OUT}$ (μF)</th>
<th>$C_{FF}$ (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>-1.2</td>
<td>2.5</td>
<td>33</td>
<td>37</td>
<td>435</td>
<td>100</td>
</tr>
<tr>
<td>24</td>
<td>-1.8</td>
<td>3</td>
<td>23.5</td>
<td>41</td>
<td>435</td>
<td>100</td>
</tr>
<tr>
<td>24</td>
<td>-2.5</td>
<td>3</td>
<td>18.4</td>
<td>43</td>
<td>435</td>
<td>100</td>
</tr>
<tr>
<td>24</td>
<td>-3.3</td>
<td>3</td>
<td>15.3</td>
<td>38</td>
<td>435</td>
<td>100</td>
</tr>
<tr>
<td>24</td>
<td>-5</td>
<td>3</td>
<td>13.7</td>
<td>44</td>
<td>435</td>
<td>100</td>
</tr>
</tbody>
</table>

Additionally too much output capacitance can falsely trigger hiccup mode in the LMZM33606. After start-up, hiccup mode is a feature in the LMZM33606 that protects the device against output short circuit conditions. In this mode the high-side and low-side MOSFETs power off and wait for a fixed hiccup time interval before restarting the device operation. Larger output capacitance results in longer charge time of the capacitors to the desired output voltage. The device can see this as a false short circuit condition and trigger hiccup mode.
4 Typical Performance

Figure 6. Efficiency at \( V_{IN} = 24 \) V

Figure 7. Load Regulation at \( V_{IN} = 24 \) V

Figure 8. Start-up on \( V_{IN} = 24 \) V, \( V_{OUT} = -5 \) V With 3-A Load

Figure 9. Shutdown on \( V_{IN} = 24 \) V, \( V_{OUT} = -5 \) V With 3-A Load

Figure 10. Load Transient Response, \( V_{IN} = 24 \) V, \( V_{OUT} = -5 \) V With 0-A to 3-A Load Step

Figure 11. Output Voltage Ripple, \( V_{IN} = 24 \) V, \( V_{OUT} = -5 \) V With 3-A Load
5 Digital Pin Configurations

5.1 Digital Input Pin (EN)

Because the EN pin is referenced to \( V_{\text{OUT}} \) instead of 0 V, the EN voltage that turns the module on is affected. In a buck configuration, the specified typical threshold voltage for the EN pin with respect to IC return to be considered high is 1.2 V and 1.04 V is considered low. In the inverting buck-boost configuration, however, the \( V_{\text{OUT}} \) voltage is the reference; therefore, the high threshold is 1.2 V + \( V_{\text{OUT}} \), and the low threshold is 1.04 V + \( V_{\text{OUT}} \). For example, if \( V_{\text{OUT}} = -12 \) V, \( V_{\text{EN}} \) is considered a high for voltages above –10.8 V and a low for voltages below –10.96 V when \( V_{\text{OUT}} \) is up and running.

This behavior can cause difficulties enabling or disabling the part, because in some applications the IC providing the EN signal may not be able to produce negative voltages. The level shifter alleviates any problems associated with the offset EN threshold voltages by eliminating the need for negative EN signals.

![EN Pin Level Shifter Diagram](image)

**Figure 12. EN Pin Level Shifter**

The positive signal (SYS_EN) that originally drove EN is instead tied to the gate of Q1 (SYS_EN). When Q1 is off (SYS_EN grounded), Q2 detects 0 V across its \( V_{GS} \) and also remains off. In this state, the EN pin detects \( V_{\text{OUT}} \), which is below the low level threshold and disables the device.

When SYS_EN provides enough positive voltage to turn Q1 on (minimum \( V_{GS} \) as specified in the data sheet of the MOSFET), the gate of Q2 is pulled low through Q1. This drives the \( V_{GS} \) of Q2 negative and turns Q2 on. As a consequence, \( V_{\text{IN}} \) ties to EN through Q2, and the pin is above the high level threshold, causing the device to turn on. Ensure that the \( V_{\text{GD}} \) of Q2 remains within the ratings of the MOSFET ratings during both enabled and disabled states. Also ensure that \( V_{GS} \) and \( V_{DS} \) ratings are not exceeded. Failing to adhere to these constraint can result in damaged MOSFETs.

The SYS_EN signal activates the enable circuit, and the G/D NODE signal represents the shared node between Q1 and Q2. The EN signal is the output of the circuit and goes from \( V_{\text{IN}} \) to \(-V_{\text{OUT}}\) properly enabling and disabling the device.
5.2 **Power-Good Pin**

The LMZM33606 has a built-in power-good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG pin is an open-drain output that requires a pullup resistor. Because $V_{OUT}$ is the IC return in this configuration, the PG pin is referenced to $V_{OUT}$ instead of ground, which means that the device pulls PG to $V_{OUT}$ when it is low.
This behavior can cause difficulties in reading the state of the PG pin, because in some applications the IC detecting the polarity of the PG pin may not be able to withstand negative voltages. The level shifter circuit alleviates any difficulties associated with the offset PG pin voltages by eliminating the negative output signals of the PG pin. If the PG pin functionality is not needed, it may be left floating or connected to \( V_{OUT} \) without this circuit. Note that to avoid violating its absolute maximum rating, the PG pin must not be driven more than 12 V above the negative output voltage (IC return).

Inside these devices, the PG pin is connected to an N-channel MOSFET (Q3). By tying the PG pin to the gate of Q1, when the PG pin is pulled low, Q1 is off and Q2 is on because its \( V_{GS} \) detects \( V_{CC} \). SYS_PG is then pulled to ground.

When Q3 turns off, the gate of Q1 is pulled to ground potential turning it on. This pulls the gate of Q2 below ground, turning it off. SYS_PG is then pulled up to the \( V_{CC} \) voltage. Note that the \( V_{CC} \) voltage must be at an appropriate logic level for the circuitry connected to the SYS_PG net.

This PG pin level shifter sequence is illustrated in Figure 16 and Figure 17. The PG signal activates the PG pin level shifter circuit, and the GD Node signal represents the shared node between Q1 and Q2. This circuit was tested with a \( V_{CC} \) of 1.8 V and FemtoFET CSD15830F3. The SYS_PG net is the output of the circuit that transitions between ground and 1.8 V and is easily read by a separate device.
Note that the PG pin is with respect to system return.

**Figure 16. PG Pin Level Shifter on Start-Up**

**Figure 17. PG Pin Level Shifter on Shutdown**
Conclusion

The LMZM33606 step-down power module can be configured in an IBB topology to generate a negative output voltage by switching the output and ground connection. The input voltage range is lowered because the device now has a reference point set to the negative output voltage rather than ground. Additionally, the inductor peak current is much higher effectively lowering the recommended maximum output current operating range. Converting an original buck topology into an IBB topology results in a lowered input voltage range and maximum output current. Additional level-shifting circuitry is required to invert the negative output signal if EN and PG pin usage is required.

References

The following documents are available for download from the TI web site:

1. D. G. Daniels, Create an Inverting Power Supply From a Step-Down Regulator.
3. J. Tucker, Using the TPS5430 as an Inverting Buck-Boost Converter.
5. Guibord, Matt, Feedforward Capacitor to Improve Stability and Bandwidth With the TPS621-Family and TPS821-Family.
### Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<table>
<thead>
<tr>
<th>Changes from Original (July 2018) to A Revision</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Updated duty cycle equation</td>
<td>2</td>
</tr>
<tr>
<td>• Updated duty cycle calculation</td>
<td>2</td>
</tr>
<tr>
<td>• Updated Table 1</td>
<td>3</td>
</tr>
<tr>
<td>• Updated Table 2</td>
<td>3</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated