

# **Power Consumption Summary for 66AK2Hx System-on-Chip (SoC) Device Family**

*Catalog Processors*

## **ABSTRACT**

This application report discusses estimating the power consumption of Texas Instruments' K2Hx Digital Signal Processors (DSP) using a provided device-specific power spreadsheet. Note that the power model is applicable for all silicon revisions.

## **Contents**

|   |  |   |
|---|--|---|
| 1 | Introduction .....                           | 1 |
| 2 | Activity-Based Models .....                  | 1 |
| 3 | Spreadsheet Parameters .....                 | 2 |
| 4 | Using the Power Estimation Spreadsheet ..... | 3 |
| 5 | Using the Results .....                      | 5 |
| 6 | FAQs .....                                   | 6 |
| 7 | References .....                             | 6 |

## **Trademarks**

All trademarks are the property of their respective owners.

## **1 Introduction**

The power consumption of the device is highly application-dependent, therefore, the provided power spreadsheet allows a number of variables to be set according to the intended application to calculate accurate estimates of device power consumption. This spreadsheet can be used to model power consumption to assist in power supply design, thermal design, and so forth. To obtain good results from the spreadsheet, realistic usage parameters must be entered.

The data found in this document and in the accompanying spreadsheet were measured from devices at the maximum end of the power consumption range for production devices. No production devices will have average power consumption that exceeds the spreadsheet values; therefore, the spreadsheet values may be used for board thermal analysis and power supply design as a maximum long-term average.

### **1.1 K2H Power Estimation Spreadsheets Download**

- [66AK2H14 Power Consumption Model \[1\]](#)
- [66AK2H12 Power Consumption Model \[2\]](#)
- [66AK2H06 Power Consumption Model \[3\]](#)

## **2 Activity-Based Models**

Power consumption for the device can vary widely depending on the use of on-chip resources. Therefore, power consumption cannot be estimated accurately without an understanding of the components of the device in use and the usage patterns for those components. By providing the usage parameters that describe what is being used on the device and how it is being used, accurate power consumption values can be obtained for power supply and thermal analysis. Expected power consumption for worse-case utilization can be determined by choosing usage parameters closest to the real-use case.

The power spreadsheet divides the power consumption into two major components: baseline power and activity power.

## 2.1 Baseline Power

Baseline power is composed of the power consumed by the device leakage and the power consumed by the baseline clock tree. The power model defines the worst case baseline power consumed by the device under the entered operating conditions.

Device leakage power is static power i.e. it is the power that is consumed even when no part of the device is clocked. The leakage power consumption depends purely on the supply voltages (core, memory array, I/O voltages), device operating temperature (this is represented by the case temperature in the power model) and process strength. At a given voltage, leakage power increases exponentially with the case temperature. Leakage power is higher for a device that lies on the "hotter" side of the process strength and lower for a device that lies on the "colder" side of the spectrum.

Baseline clock tree power is the clocking power consumed by always-ON logic on the device i.e. the clocking power consumed when the external and on-chip oscillators are programmed to the desired frequency and all possible power and clock domains are disabled. Baseline clock tree power is purely dependent on the CPU frequency and supply voltages.

Thus, baseline power as a whole is highly dependent on voltage, temperature, CPU operating frequency and process strength.

## 2.2 Dynamic Power

Dynamic power is the power that is consumed by all active parts of the device:

- C66x and ARM CorePacs
- Memory subsystem
- External memory interfaces
- High speed and other peripherals

Dynamic power is composed of the module's idle clocking power and its activity power.

Idle clocking power is the power consumed when the module is enabled and configured, but is not performing any "activity" i.e. 0% utilization. The idle clocking power of a module can be obtained by changing the Status to "Enabled" and entering 0 under % Utilization (this is only applicable to modules that are not Always-ON). It is independent of the operating temperature. The idle clocking power for all modules (including the ARM subsystem and the C66x CorePac) depends on the SoC frequency that also clocks the rest of the chip.

Activity power is independent of temperature, but highly dependent on the module's activity levels driven primarily by its % utilization. In the power spreadsheet, activity power is separated by the major modules/peripherals within the device. Therefore, the individual module/peripheral power consumption can be estimated independently. This helps with tailoring power consumption to specific applications.

---

**NOTE:** Module/peripheral activity power consumption includes some necessary EDMA3 and PktDMA activity used to transfer data on-chip and off-chip when required. The power contribution of these modules has been minimized to extract the power consumption solely associated with the module/peripheral under consideration.

---

## 3 Spreadsheet Parameters

The spreadsheet provides configurable parameters that allow the estimation of power consumption based on configured usage parameters. To ensure realistic results, verify that the spreadsheet is configured accurately.

The parameters are as follows:

- Frequency: Specifies the operating frequency of a module/peripheral or the frequency of the external interface to that module.

- **Modes:** Selects the peripheral-specific configuration mode.
- **Status:** Specifies whether a peripheral is Enabled and configured for use, or Disabled.
- **% Utilization:** Specifies the relative amount of time the module is active or in use versus off or idle.
- **%Write:** Specifies the relative amount of active time that the module is transmitting versus receiving. For example, if the module is idle for 60% of the time and active for 40% of the time (%utilization is 40) and is performing writes for half the active time, enter 50% under % writes. The power model will assume remaining half of the active time is used to perform reads.
- **Bits:** Specifies the number of data bits to be used in a selectable-width interface.
- **Lane:** Specifies the number of lanes used by that interface.

### 3.1 Power Domains Details

Power domains and associated clock domains within the device (except the Always On domain) can be disabled or enabled by software. When a power domain is disabled, the peripherals and memories in that domain are put to sleep to reduce leakage dissipation, and the peripherals are held in reset and clock-gated, reducing the baseline and activity power consumption of the device.

The spreadsheet that accompanies this application report allows you to disable or enable a power domain in the model by selecting Disabled or Enabled status for the peripheral in the drop down menu of the status column..

For more information on power domains that can be disabled and the Power Sleep Controller, see the device-specific data manual and the [KeyStone Architecture Power Sleep Controller \(PSC\) User's Guide \[3\]](#).

### 3.2 Device Modules/Peripherals

For the information on modules and peripherals available on a device, see the device-specific data manual and user's guides.

## 4 Using the Power Estimation Spreadsheet

The use of the power estimation spreadsheet involves entering the appropriate usage parameters as input data in the spreadsheet. The following steps show the general flow:

1. Choose the appropriate C66x CorePac and ARM operating frequencies: standard operating range from 800 to 1200 MHz for C66x CorePac in PLL mode. You can also go down to 50MHz to estimate the power in bypass mode during boot.
2. Choose the case temperature for which you want to estimate power: 0°C to 100°C.
3. Enable the appropriate peripherals used for your application including the mode,frequency, and bus width for that peripheral, if applicable.
4. Enter the appropriate peripheral's or module's % utilization and % writes.

For best results, enter the information from left to right, starting at the top and moving downward. As the spreadsheet is being configured, the settings are checked for conflicts. For example, it checks to see if the specified clock frequency is within the allowed range.

The spreadsheet takes the input information and displays the details of power consumption for the chosen configuration.

### 4.1 Choosing Appropriate Values

Acceptable values are determined by design and the correct values to enter will be clear.

You can disable unused modules/peripherals in the spreadsheet by selecting the Disabled tab in the column labeled Status. To choose the appropriate values, you need a good understanding of the read/write balance, bit switching required estimation, and utilization of the user application.

#### 4.1.1 % Utilization

Determining the utilization for the C66x CorePac is not as straightforward, so a brief guide is outlined here. The utilization for other modules is simply the percentage of the time the module spends doing something useful, versus being unused or idle. For these peripherals, the value is just the average over time. For example, if the DDR3 performs reads and writes one-quarter of the time and has no data to move for the other three-quarters of the time (though it continues to perform background tasks like refreshes), this would be considered 25% utilization.

- The C66x CorePac utilization is not as straightforward, because there are varying degrees of use for the DSP. The spreadsheet estimates the DSP activity with respect to three levels of execution: % Signal Processing (SP) Utilization, % Control Code (CC) Utilization, and % Idle Utilization. The user can only enter % Signal Processing Utilization and % Control Code Utilization in the power model. If the sum of % Signal Processing Utilization and % Control Code Utilization is less than 100%, then the spreadsheet assumes that the remaining percentage is Idle Utilization. The sum of SP, CC and Idle execution levels cannot exceed 100% so the user should make sure %SP + %CC is always  $\leq 100$ . A sum greater than 100% results in an error pop-up. The three levels of execution are described in more detail below:
  - Signal Processing (SP) Utilization is used to represent scenarios with high levels of DSP activity. 100% SP activity corresponds to eight instructions fetched by the DSP and executed in parallel each DSP clock cycle, resulting in all eight functional units being active every cycle. Few DSP algorithms will achieve 100% SP utilization because this requires execution of all eight functional units every cycle with no stalls. Even intense applications do not spend all of the time executing such highly parallel code.
  - % Control Code (CC) Utilization is used to represent scenarios with low levels of activity. This could embody some type of task-polling loop or background task. The activity for this case represents the execution of approximately two functional units every clock cycle.
  - % Idle Utilization is used to represent the case in which the DSP is active, but is not doing useful work (NOP execution). This parameter cannot be explicitly entered into the spreadsheet, and is assumed to be the remaining utilization percentage when % Signal Processing Utilization and % Control Code do not sum to 100% ( $\% \text{ Idle Utilization} = 100\% - \% \text{ Signal Processing Utilization} - \% \text{ Control Code Utilization}$ ).

---

**NOTE:** It may not always be feasible to neatly separate or profile CPU code into signal processing or control code. For ease of use, it is recommended that the instructions per cycle (IPC) over all CPU code (i.e. both SP and CC) be used to determine utilization and attribute all of it to signal processing. For example, an average IPC of 2.4 over the entire application code is  $2.4/8 = 30\%$  utilization (since the CPU has 8 functional units that can operate in parallel). Enter 30% for SP and leave CC at 0%.

---

For more information about the DSP architecture, operation, or instruction set, see the [TMS320C66x DSP CPU and Instruction Set Reference Guide \[3\]](#).

- System level issues may also reduce utilization. Although the spreadsheet will accept 100% utilization for all peripherals, this is not possible in reality. As memory and EDMA3 bandwidth is consumed, peripheral activity is throttled back due to these bottlenecks, and, therefore, 100% utilization is not achievable. In applications with a lot of memory and/or EDMA3 usage, individual module utilization numbers should be entered, while keeping this overall limitation in mind.

#### 4.1.2 % Writes

Peripherals that transmit as much as they receive have 50% writes (the spreadsheet will assume the remaining 50% of the time is spent on reads). In some applications, peripherals transmit in only one direction, or have a known balance of data movement. In these cases, the % writes option is not available for configuration. For the peripherals that have the % write configuration, 50% is a typical number that should be used.

## 4.2 Peripheral Enabling and Disabling

As mentioned previously, the device includes the capability to disable peripherals to reduce power consumption. This can be done by configuring the Power Sleep Controller. The spreadsheet also allows you to disable peripherals controlled by the PSC to ensure the peripherals' dynamic power is not included in the power calculation if the peripheral is not being used. For more information, see the device-specific data manual and the [KeyStone Architecture Power Sleep Controller \(PSC\) User's Guide \[3\]](#).

A peripheral can be enabled or disabled in the spreadsheet from the column labeled Status. If a peripheral is disabled, the CVDD and I/O power for the peripheral will be 0 unless it is a SerDes peripheral in which case the I/O rails may show some leakage. If the peripheral is enabled with 0% utilization, the dynamic power in its row will represent the idle clocking power for the module. For more information see the [KeyStone Architecture Power Sleep Controller \(PSC\) User's Guide](#).

## 5 Using the Results

The power data presented in this document and the accompanying spreadsheet were collected from devices considered to be at the maximum end of power consumption for production devices. No production units will have average power consumption that exceeds the spreadsheet values. The power consumption estimated by the spreadsheet is the maximum average power consumption. While transient currents may cause power to spike above the spreadsheet values for a small amount of time, over a long period of time, the observed average power consumption will be below the spreadsheet value. Therefore, the spreadsheet values may be used for board thermal analysis and power supply design as a maximum long-term average.

### 5.1 Adjusting I/O Power Results

I/O power is dependent not only on the DSP and activity, but also on the load being driven. For loads with CMOS inputs, the power required to drive the trace dominates; therefore, the power will scale based on the capacitance loading.

### 5.2 Spreadsheet Layout and Details

The following sections discuss the spreadsheet layout and details.

#### 5.2.1 Voltage Rails

The spreadsheet calculates power consumption over six voltage rails - CVDD, CVDD1, DVDD15, DVDD18, DVDD33 and VDDALV. It should be noted that "DVDD18" includes the power consumed by the DVDD18, AVDDAx and VDDAHV rails

#### 5.2.2 Baseline Section of Spreadsheet

As explained earlier, the baseline power portion of the results section consolidates the average power associated with leakage, always-ON clock tree and phase-locked loop (PLL) power.

#### 5.2.3 Dynamic Section of Spreadsheet

The dynamic section contains the average power consumption associated with enabling a peripheral along with power consumed due to peripheral activity. The activity levels of a peripheral are defined by the peripheral frequency, % utilization, % writes, bus width and peripheral mode.

#### 5.2.4 Totals Section of Spreadsheet

The totals section provides the total in each column for each power supply for Baseline plus Dynamic power. The total (mW) is equal to the total power for all voltage rails i.e., total device power.

### 5.3 Current vs. Power Variable Option

There is an option on the spreadsheet that can be used to get the estimates across each of the power rails and the total in terms of Power (in mW) and Current (in mA).

- With the variable set to Power - it uses CVDD= SmartReflex Voltage to provide total power estimates in mW
- With the variable set to Current - it uses CVDD=0.85V to provide total current estimates in mA , since that is the minimum voltage being used in production.

This is being done to provide worst case estimates that may be used for board thermal analysis and power supply design as a maximum long-term average.

## 6 FAQs

**Question:** I don't see power consumption for the AVDDAx and VDDAHV rails. Is this available?

**Answer:** The AVDDAx and VDDAHV rails are lumped along with DVDD18 under the "DVDD18" column.

**Question:** What do the various ARM A15 CorePac options enable/disable/WFI represent? How is it different from enabling/disabling the ARM Subsystem?

**Answer:** Disabling an A15 CorePac will remove the leakage and dynamic power consumed by it but leaves the remaining cores and rest of the ARM subsystem active. All A15 CorePacs fall under one power/clock domain. This group of A15s and associated shared logic is called the ARM subsystem. Enabling/disabling the ARM Subsystem disables all ARM cores regardless of the status of individual A15 CorePacs.

WFI (wait for interrupt) is a feature of the ARMv7-A architecture that puts the processor in a low power state by disabling most of the clocks in the processor while keeping the processor powered up. This reduces the power drawn to the static leakage current, leaving a small clock power overhead to enable the processor to wake up from WFI mode [2].

**Question:** What happens when I enable/disable other peripherals?

**Answer:** For more information, see [Section 3.1](#) and [Section 4.2](#).

## 7 References

1. <http://www.ti.com/lit/zip/sprm651>
2. <http://www.ti.com/lit/zip/sprm650>
3. <http://www.ti.com/lit/zip/sprm649>
4. *KeyStone Architecture Power Sleep Controller (PSC) User's Guide*
5. *Power Consumption Summary for KeyStone C66x Devices*
6. *Cortex-A15 MPCore Technical Reference Manual*
7. *TMS320C66x DSP CPU and Instruction Set Reference Guide*

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated