1 Introduction

The purpose of this design note is to describe how the DMA should be configured for the different packet formats supported by the radio. In the following sections, an \( n\) in the register name represents the channel number 0, 1, 2, 3, or 4 if nothing else is stated.
Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>KEYWORDS</td>
<td>1</td>
</tr>
<tr>
<td>1 INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>2 ABBREVIATIONS</td>
<td>2</td>
</tr>
<tr>
<td>3 DMA CONFIGURATION</td>
<td>3</td>
</tr>
<tr>
<td>4 PACKET FORMAT</td>
<td>5</td>
</tr>
<tr>
<td>4.1 RADIO USING VARIABLE PACKET LENGTH MODE</td>
<td>5</td>
</tr>
<tr>
<td>4.1.1 Maximum Length Filtering in RX Mode</td>
<td>6</td>
</tr>
<tr>
<td>4.2 RADIO USING FIXED PACKET LENGTH MODE</td>
<td>8</td>
</tr>
<tr>
<td>5 USING THE WRONG CONFIGURATION</td>
<td>9</td>
</tr>
<tr>
<td>5.1 VARIABLE PACKET LENGTH MODE</td>
<td>9</td>
</tr>
<tr>
<td>5.2 FIXED PACKET LENGTH MODE</td>
<td>13</td>
</tr>
<tr>
<td>6 REFERENCES</td>
<td>17</td>
</tr>
<tr>
<td>7 GENERAL INFORMATION</td>
<td>18</td>
</tr>
<tr>
<td>7.1 DOCUMENT HISTORY</td>
<td>18</td>
</tr>
</tbody>
</table>

2 Abbreviations

- CPU: Central Processing Unit
- DMA: Direct Memory Access
- ISR: Interrupt Service Routine
- RF: Radio Frequency
- RX: Receive
- TX: Transmit
### 3 DMA Configuration

The DMA channel parameters have to be configured before a DMA channel can be armed and activated. These parameters are written in a special DMA configuration data structure in memory. The DMA configuration data structure consists of eight bytes and is described below. Please see the CC1110/CC1111 [1] and/or the CC2510/CC2511 [1] data sheet for more details.

- **Source Address (SRCADDR)**
  
  This is the address where the DMA shall start to read data. In TX mode, this should be the address to a buffer in XDATA memory space, `txBuffer`, holding the data to be transmitted. In RX mode, this should be the address of the RF Data register, `RFD`.

- **Destination Address (DESTADDR)**
  
  This is the address where the DMA shall start to write the data read from the source address. In TX mode, this should be the address of the RF Data register, `RFD`. In RX mode this should be the address to a buffer in XDATA memory space, `rxBuffer`, where the received data should be stored.

  > Note: The size of `txBuffer` and `rxBuffer` must be equal to, or greater than, the maximum transfer count (see Table 1).

- **Transfer Count (VLEN and LEN)**
  
  The transfer count gives the number of bytes/words needed to be moved from source to destination. There are two parameters used for configuring the transfer count. These are VLEN and LEN. How these parameters should be set depends on the packet format of the radio packets and will be discussed in details in Section 4.

- **Byte or Word Transfer (WORDSIZE)**
  
  The radio packet format is byte oriented, hence each DMA transfer should be one byte (`WORDSIZE = 0b`).

- **Trigger Event (TRIG)**
  
  When used to move data to and from the `RFD` register, the trigger event should be DMA trigger #19, which is the radio trigger. A trigger event will occur for each new byte the radio writes to the `RFD` register in RX mode and for each byte the radio reads from the `RFD` register in TX mode (`TRIG = 10011b`).

- **Transfer Mode (TMODE)**
  
  Since there is a trigger event for every byte transmitted/received, the transfer mode should be set to single mode (`TMODE = 00b`). On each trigger, a single byte transfer occurs and the DMA channel awaits the next trigger.

- **Source Increment (SRCINC)**
  
  o **TX mode:**
    
    The source address is the address to a buffer in XDATA memory space, `txBuffer`, and the source address should be configured to increment by one after each transfer (`SRCINC = 01b`).
  
  o **RX mode:**
    
    The source address is the address of the RF Data register, `RFD` and the source address should not change between transfers (`SRCINC = 00b`).
• **Destination Increment (DESTINC)**
  
  o **TX mode:**
    
    The destination address is the address of the RF Data register, \(RFD\), and the destination address should not be changed between transfers (\(SRCINC = 00_b\)).
  
  o **RX mode:**
    
    The destination address is the address to a buffer in XDATA memory space, \(rxBuffer\), and the destination address should be configured to increment by one after each transfer (\(SRCINC = 01_b\)).

• **Interrupt Mask (IRQMASK)**
  
  If this bit is set to 1, the CPU interrupt flag \(IRCON.DMAIF\) will be asserted when the transfer count is reached and an interrupt request will be generated if the corresponding CPU interrupt mask bit, \(IEN1.DMAIE\), is 1. Note that the DMA interrupt flag \(DMARQ.DMAIFn\) will be set when transfer count is reached regardless of the IRQMASK bit.
  
  o **TX mode:**
    
    Since the DMA will be done transferring data to the \(RFD\) register before the radio is done transmitting the data on the air, the general RF interrupt associated with the \(IRQ\_DONE\) flag should be used instead of the DMA interrupt to make sure that the radio is not turned off before the packet is properly transmitted (\(IRQMASK = 0_b\)).
  
  o **RX mode:**
    
    In receive mode the radio and DMA interrupt will happen almost simultaneously except in the case where \(PKTCTRL1.APPEND\_STATUS = 0_b\) and \(PKTCTRL0.CRC\_EN = 1_b\). In this case the DMA interrupt will happen before the RF interrupt. If one uses the RF interrupt one must be aware that this interrupt will also be executed in TX mode when a packet has been transmitted.

**Note:** If the radio implements maximum length filtering (\(PKTCTRL0.LENGTH\_CONFIG = 01_b\) and \(PKTLEN \neq 0xFF\)) or address filtering (\(PKTCTRL1.ADR\_CHK \neq 00_b\)), filtering of packets will cause the \(IRQ\_DONE\) flag to be asserted, but will not give a DMA trigger (\(DMARQ.DMAIFn\) will not be asserted).

• **Mode 8 Setting (M8)**
  
  This configuration is only applicable when doing byte transfers (\(WORDSIZ = 0_b\)) and the transfer count is of variable length (\(VLEN \neq 00_b\) and \(VLEN \neq 111_b\)). When this is the case, this field determines whether to use seven or eight bits of the first byte in source data to determine the transfer count. To be compliant with the radio packet format (see Figure 1), all 8 bits should be used as the transfer length (\(M8 = 0_b\)).

• **DMA Priority (PRIORITY)**
  
  The DMA priority is used to determine the winner in the case of multiple simultaneous internal memory requests, and whether the DMA memory access should have priority or not over a simultaneous CPU memory access. The priority should be set to high (\(PRIORITY = 10_b\)) when the DMA is used to move data to and from the \(RFD\) register, to avoid having the radio enter TX\_UNDERFLOW or RX\_OVERFLOW state. See the data sheets ([1] and [2]) for more details on the different radio control states.
4 Packet Format

The packet format supported by the radio is shown in Figure 1.

In addition to a preamble and a sync word (2 or 4 bytes long), the packet consist of an optional length byte \( n \), an optional address byte, the payload, and an optional 2 byte CRC. The address byte is part of the payload and is not interpreted by the DMA. If the radio implements address filtering (\texttt{PKTCTRL1.ADR_CHK} \( \neq 00b \)) and a packet is being discarded, RX mode will be restarted (regardless of the \texttt{MCSM1.RXOFF_MODE} setting), and the \texttt{RFIF.IRQ_DONE} flag will be asserted but the DMA will not be triggered.

4.1 Radio using Variable Packet Length Mode

Variable packet length mode is selected by setting \texttt{PKTCTRL0.LENGTH_CONFIG} = 01b. In this mode, the length byte, \( n \), is following the sync word in the packet (\( 1 \leq n \leq 255 \)). The packet length is defined as the payload data, excluding the length byte and the optional CRC bytes. The DMA has 4 different configurations which supports variable length transfer count and these are VLEN = \{001b, 010b, 011b, 100b\} (see Figure 2).

However, only two of these configurations are useful when moving data packets to and from the \texttt{RFID} register; VLEN = 001b and VLEN = 100b. Which one to use depends on the active mode of the radio (RX or TX) and on the \texttt{APPEND_STATUS} field in the \texttt{PKTCTRL1} register (RX mode only). Assume transmitting and receiving the data packet shown in Figure 3:

\[ \text{Figure 1. Packet Format} \]

\[ \text{Figure 2. Variable Length Transfer Count Options} \]
• TX mode:
A total of 5 \((n + 1)\) bytes should be transmitted (1 length byte + n payload bytes) \(\rightarrow VLEN = 001_b\) (see Figure 2).

• RX mode
  o \(\text{PKTCTRL1.APPEND STATUS} = 0_b:\)
    Nothing is appended to the payload \(\rightarrow VLEN = 001_b\) (see Figure 2)
  o \(\text{PKTCTRL1.APPEND STATUS} = 1_b:\)
    Two bytes are appended to the received payload at position \((n + 1)\) and position \((n + 2)\). This means that a total of \(n + 3\) bytes should be transmitted \(\rightarrow VLEN = 100_b\) (see Figure 2).

4.1.1 Maximum Length Filtering in RX Mode
Assume that the packets to be received are of variable length but the max length byte value is less than 255 \((n_{\text{max}} < 255)\). In this case, maximum length filtering can be used in the radio to avoid receiving packets intended for other receivers (or noise). To enable maximum length filtering, \(\text{PKTLEN PACKET LENGTH}\) should be set to \(n_{\text{max}}\). In RX mode, the radio will discard packets with a length byte larger than \(n_{\text{max}}\) and RX mode will be restarted. The \(\text{RFIF IRQ DONE}\) flag will be asserted but the DMA will not be triggered. See the data sheets ([1] and [2]) for more details on the different interrupt flags associated with the radio.

Note: The \(\text{PKTLEN}\) register is not used by the radio in TX mode when configured for variable packet length mode \((\text{PKTCTRL0.LENGTH CONFIG} = 01_b)\).

When a DMA channel is configured to operate with variable length transfer counts, \(VLEN = \{001_b, 010_b, 011_b, 100_b\}\), the transfer count will be limited to LEN bytes/words when \(n \geq LEN\) (see Table 1). Table 2 shows the transfer count for different values of \(n\) when \(LEN = 13\).

<table>
<thead>
<tr>
<th>Transfer Count</th>
<th>VLEN = 001_b</th>
<th>VLEN = 010_b</th>
<th>VLEN = 011_b</th>
<th>VLEN = 100_b</th>
</tr>
</thead>
<tbody>
<tr>
<td>n &lt; LEN</td>
<td>n + 1</td>
<td>n</td>
<td>n + 2</td>
<td>n + 3</td>
</tr>
<tr>
<td>n ≥ LEN</td>
<td>LEN</td>
<td>LEN</td>
<td>LEN</td>
<td>LEN</td>
</tr>
<tr>
<td>Max Transfer Count</td>
<td>LEN</td>
<td>LEN</td>
<td>LEN + 1</td>
<td>LEN + 2</td>
</tr>
</tbody>
</table>

Table 1. Transfer Count
From Table 1 we see that when VLEN = \{001_\text{b}, 011_\text{b}, 100_\text{b}\}, LEN should be greater than n to make sure that the complete packet is transferred. When VLEN = 010_\text{b}, LEN can be set equal to n. Due to the maximum length filtering implemented in the radio, only packets with length byte \(\leq n_{\text{max}}\) will trigger the DMA.

LEN = \(n_{\text{max}} + 1\) when VLEN = \{001\_b, 011\_b, 100\_b\}

LEN = \(n_{\text{max}}\) when VLEN = 010\_b

**Example 1:**

A transmitter transmits packets of variable lengths (see Figure 4) and the length byte will have a value n, where 1 \(\leq n \leq 255\). CRC is appended.

**Transmitter Configuration:**

The CRC bytes at the end of the packets are appended automatically by the radio, hence the DMA controller should be configured to transfer the length byte and the data bytes to the RFD register \(\rightarrow VLEN = 001_\text{b}\) (transfer count is \(n + 1\)).

LEN = \(n_{\text{max}} + 1\) = 255 + 1 = 256 \(\rightarrow LEN = 000100000000_\text{b}\)

\(\text{PKTLEN} = xxxxxxxx_\text{b}\) (don't care)

**Receiver Configuration:**

The receiver has \(\text{PKTCTRL1.APPEND_STATUS} = 1_\text{b}\) meaning that 2 status bytes are appended to the payload. The CRC bytes are processed and removed automatically, hence they will never appear in the RFD register. By default, \(\text{PKTLEN} = 255\), and the receiver will accept all packets with a valid sync word (there are 8 different sync word qualifier modes configured through \(\text{MDMCFG.SYNC_MODE}\)) See the data sheets ([1] and [2]) for more details.

**Figure 4. Packets Transmitted**

**Figure 5. Packets Received**
A receiver is e.g. only interested in packets where \( n = \{7, 12\} \) (see Figure 5), hence maximum length filtering is enabled → \( \text{PKTLEN} = n_{\text{max}} = 12 \) → \( \text{PKTLEN} = 00001100_b \). This means that if the radio receives a length byte greater than 12, the packet will be discarded and nothing will be put in the \( \text{RFD} \) register → the DMA will not be triggered.

\[
\text{VLEN} = 100_b, \text{ (transfer count is } n + 3) \\
\text{LEN} = n_{\text{max}} + 1 = 12 + 1 = 13 \rightarrow \text{LEN} = 0000000001101_b
\]

Note: All packets with length byte \( \leq 12 \) will be received by the radio and trigger the DMA. Filtering of packets with length byte not equal to 7 or 12 must be implemented in software.

### 4.2 Radio using Fixed Packet Length Mode

Fixed packet length mode is selected by setting \( \text{PKTCTRL0.LENGTH_CONFIG} = 00_b \). In this mode the packet does not contain a length byte, and the \( \text{PKTLEN} \) register determines how many bytes will be transmitted/received (1 ≤ \( \text{PKTLEN} \) ≤ 255). By setting \( \text{VLEN} = \{000_b, 111_b\} \) the DMA will be configured for fixed length transfer count, and the transfer count is given by the \( \text{LEN} \) setting (see Figure 6).

- **TX mode:**
  \[
  \text{LEN} = \text{PKTLEN}
  \]

- **RX mode:**
  - \( \text{PKTCTRL1.APPEND_STATUS} = 0_b: \)
    \[
    \text{LEN} = \text{PKTLEN}
    \]
  - \( \text{PKTCTRL1.APPEND_STATUS} = 1_b: \)
    \[
    \text{LEN} = \text{PKTLEN} + 2
    \]

![Figure 6. Fixed Length Transfer Count](image)

Note: All packets with length byte \( \leq 12 \) will be received by the radio and trigger the DMA. Filtering of packets with length byte not equal to 7 or 12 must be implemented in software.
5 Using the Wrong Configuration

The following two sections (Section 5.1 and Section 5.2) will show what will happen if there is a mismatch between the radio configuration and the DMA configuration with respect to how many bytes should be transferred. In RX mode, the radio will enter RX_OVERFLOW state if the radio tries to write more data to the RFD register than what the DMA will read from the same register. In TX mode, the radio will enter TX_UNDERFLOW state if the radio tries to read more data from the RFD register than what the DMA writes to the same register. The RFIF.IRQ_RXOVF flag will be asserted if RX_OVERFLOW state is entered while the RFIF.IRQ_TXUVF flag will be asserted when TX_UNDERFLOW state is entered. In both cases, the RFIF.IRQ_DONE flag will be set to 1.

5.1 Variable Packet Length Mode

In this section Example 1, page 7, will be used to show what might happen if the transfer count configuration of the DMA channel is not correct.

- RX Settings:
  - PKTLEN = n_max = 12
  - LEN = n_max + 1 = 12 + 1 = 13
  - VLEN = 100b

Table 2 shows the transfer count, i.e. how many bytes the DMA will transfer, for different VLEN settings and different length bytes, n, given that LEN = 13. Maximum transfer counts for the different VLEN settings are emphasized in **bold**.

<table>
<thead>
<tr>
<th>n</th>
<th>LEN</th>
<th>VLEN = 001b</th>
<th>VLEN = 010b</th>
<th>VLEN = 011b</th>
<th>VLEN = 100b</th>
</tr>
</thead>
<tbody>
<tr>
<td>n &lt; LEN</td>
<td>1</td>
<td>13</td>
<td>2</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>13</td>
<td>3</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>13</td>
<td>4</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>13</td>
<td>5</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>13</td>
<td>6</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>13</td>
<td>7</td>
<td>6</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>13</td>
<td>8</td>
<td>7</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>13</td>
<td>9</td>
<td>8</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>13</td>
<td>10</td>
<td>9</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>13</td>
<td>11</td>
<td>10</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>13</td>
<td>13</td>
<td>12</td>
<td>14</td>
</tr>
<tr>
<td>n ≥ LEN</td>
<td>13</td>
<td>13</td>
<td>13</td>
<td>13</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>14</td>
<td>13</td>
<td>13</td>
<td>13</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>254</td>
<td>13</td>
<td>13</td>
<td>13</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>255</td>
<td>13</td>
<td>13</td>
<td>13</td>
<td>13</td>
</tr>
</tbody>
</table>

Table 2. Transfer Count for Different VLEN Settings (LEN = 13 and n = {1, 2, . . , 255})
Using the wrong VLEN setting, VLEN = {001b, 010b, 011b}, will cause the DMA to complete the transfer (transfer count reached) before the radio is done writing data to the RFD register. Remember that PKTCTRL1.APPEND_STATUS = 1b, meaning that the radio will try to write n + 3 bytes to this register.

Figure 7 shows the largest packet that will pass the maximum length filtering implemented in the radio when PKTLEN = 12.

- **VLEN = 001b:**
  Transfer count is reached after Data12 has been transferred from the RFD register. Neither RFIF.IRQ_DONE nor RFIF.IRQ_RXOVF is being asserted, as one should expect. The radio will be stuck in RX state (MARCSTATE = 0x0D), but it will not be able to receive any more data (see the errata notes [3] and [4] for more details).

- **VLEN = 010b:**
  Transfer count is reached after Data11 has been transferred from the RFD register. Both RFIF.IRQ_DONE and RFIF.IRQ_RXOVF is being asserted. The radio will enter RX_OVERFLOW state (MARCSTATE = 0x11).

- **VLEN = 011b:**
  Transfer count is reached after Status1 has been transferred from the RFD register. Neither RFIF.IRQ_DONE nor RFIF.IRQ_RXOVF is being asserted, as one should expect. The radio will be stuck in RX state (MARCSTATE = 0x0D), but it will not be able to receive any more data (see the errata notes [3] and [4] for more details).

If the correct VLEN setting is used, VLEN = 100b, but maximum length filtering is not used on the radio (PKTLEN = 255), all packets received with length byte n > 12 will cause the radio to enter RX_OVERFLOW state.
• TX Settings:
  o \( \text{PKTLEN} = \ldots \ldots \text{xx}(\text{don't care}) \)
  o \( \text{LEN} = n_{\text{max}} + 1 = 255 + 1 = 256 \)
  o \( \text{VLEN} = 001_2 \)

<table>
<thead>
<tr>
<th>n &lt; LEN</th>
<th>Transfer Count</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td>LEN</td>
<td>VLEN = 001&lt;sub&gt;2&lt;/sub&gt;</td>
<td>VLEN = 010&lt;sub&gt;2&lt;/sub&gt;</td>
<td>VLEN = 011&lt;sub&gt;2&lt;/sub&gt;</td>
<td>VLEN = 100&lt;sub&gt;2&lt;/sub&gt;</td>
</tr>
<tr>
<td>1</td>
<td>256</td>
<td>2</td>
<td>1</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>256</td>
<td>3</td>
<td>2</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>256</td>
<td>4</td>
<td>3</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>256</td>
<td>5</td>
<td>4</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>5</td>
<td>256</td>
<td>6</td>
<td>5</td>
<td>7</td>
<td>8</td>
</tr>
<tr>
<td>6</td>
<td>256</td>
<td>7</td>
<td>6</td>
<td>8</td>
<td>9</td>
</tr>
<tr>
<td>7</td>
<td>256</td>
<td>8</td>
<td>7</td>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>256</td>
<td>9</td>
<td>8</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>9</td>
<td>256</td>
<td>10</td>
<td>9</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>10</td>
<td>256</td>
<td>11</td>
<td>10</td>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td>11</td>
<td>256</td>
<td>12</td>
<td>11</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>12</td>
<td>256</td>
<td>13</td>
<td>12</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>13</td>
<td>256</td>
<td>14</td>
<td>13</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td>14</td>
<td>256</td>
<td>15</td>
<td>14</td>
<td>16</td>
<td>17</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>n = n_{\text{max}} + 1</th>
<th>Transfer Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>n = 256</td>
<td>256</td>
</tr>
</tbody>
</table>

Table 3. Transfer Count for Different VLEN Settings (LEN = 256 and \( n = \{1, 2, \ldots, 255\} \))

The radio is configured to use variable packet length mode, and will always read \( n + 1 \) bytes from the RFD register.

Assume setting VLEN = 010<sub>2</sub>. In this case the transfer count will be reached when the radio has one more byte left to transmit, and the radio will enter TX_UNDERFLOW state (RFIF.IRQ_TXUNF = 1<sub>2</sub> and MARCSTATE = 0x16). The only way to proceed is by issuing an SIDLE strobe command (RFST = 0x04).

If using VLEN = \{001<sub>2</sub>, 011<sub>2</sub>\}, the radio might also enter TX_UNDERFLOW state, but not before transmitting the subsequent packet.
Consider the following pseudo code:

```c
// Transmit one radio packet every time the button is being pushed.
void main (void) {
    // Init
    // Init Radio
    // Init DMA
    // Enable RF interrupt (IRQ_DONE)
    while (TRUE) {
        // Wait for button to be pushed
        // Arm DMA
        // Strobe TX
    }
}

#pragma vector=RF_VECTOR
__interrupt void rf_IRQ(void) {
    // Clear interrupt flag
    // Increment packet counter
}
```

The `txBuffer` containing the data to be transmitted is shown in Figure 8.

![Figure 8. txBuffer](image)

When using the correct VLEN setting (VLEN = 001\_b), the transfer count is \( n + 1 = 6 \). The radio will transmit 6 bytes, meaning that it will trigger the DMA 6 times. By pushing the button twice, the radio packet shown in Figure 9 will be sent twice.

![Figure 9. Packet Sent Twice when VLEN = 001\_b](image)

When VLEN = 011\_b, the transfer count is 7. The radio, however, will only trigger the DMA 6 times. That means that the first time the button is pushed, the radio will transmit the packet shown in Figure 9 and an RF interrupt request will be generated. The DMA, however, has not yet reached its transfer count and awaits its last trigger; i.e. it is still armed (DMAARN.DMAARMn = 1\_b and DMAIRQ.DMAIFn = 0\_b). When the button is pushed the second time, the radio will trigger the DMA and the DMA will transfer the Data\_6 byte (see Figure 8) to the RFD register. The DMA has now reached its transfer count and will be disarmed. The radio, however, will enter TX\_UNDERFLOW state since it only received one byte from the DMA. The same scenario will occur when using VLEN = 011\_b, but the DMA would transfer both Data\_6 and Data\_7 before being disarmed and causing the radio to enter TX\_UNDERFLOW state.

Setting LEN < 256 when PKTLEN = 255 will cause the DMA to complete a transfer before the radio is done transmitting in cases where \( n \geq LEN \). This will make the radio enter TX\_UNDERFLOW state.
5.2 Fixed Packet Length Mode

If the radio is configured for fixed packet length mode, as is the DMA, and PKTLEN < LEN (or PKTLEN + 2 < LEN in the case where PKTCTRL1.APPEND_STATUS = 1b and the radio is in RX mode), the DMA will expect more triggers than what the radio will provide. For the following examples, assume that txBuffer has the content as shown in Figure 8.

- TX mode:
  The radio will be done transmitting a packet before the DMA transfer count is reached.
  - LEN modulo PKTLEN = 0:
    LEN / PKTLEN = x (integer division) radio packets will be sent. The transfer count is reached after packet number x has been sent.

  ![Figure 10. TX Mode; PKTLEN < LEN and (LEN modulo PKTLEN) = 0](image)

  Note: The packets that are transmitted are not x equal packets, but x packets created from consecutive parts of txBuffer (see Figure 10).

  LEN modulo PKTLEN = y (y ≠ 0):
  LEN / n = x (integer division) radio packets will be sent before packet number x + 1 is tried transmitted. After y bytes of this packet have been transmitted, the radio will enter TX_UNDERFLOW state (see Example 2).

  **Example 2:**
  LEN = 20 and PKTLEN = 7
  LEN / PKTLEN = 20 / 7 = 2
  LEN modulo PKTLEN = 20 modulo 7 = 6

  Two 7 bytes long packets will be sent. For packet number three, only six bytes will be sent on the air before transfer count is reached and the radio enters TX_UNDERFLOW state.

  ![Figure 11. TX Mode; PKTLEN < LEN and (LEN modulo PKTLEN) ≠ 0](image)
RX mode:
The radio will be done receiving a packet before the DMA transfer count is reached. If the radio is configured to enter IDLE state after a packet has been received (MCSM1.RXOFF_MODE = 00b) and the application waits for the DMA interrupt before strobing RX again, the application will hang. If, however, the RF interrupt is used instead, or the radio is configured to stay in RX after a packet has been received (MCSM1.RXOFF_MODE = 11b), the following will occur (assume that the transmitter is configured correctly and that the same packet is transmitted repeatedly):

- PKTCTRL1.APPEND_STATUS = 0b:
  - LEN modulo PKTLEN = 0:
    - LEN / PKTLEN = x (integer division) radio packets will be received and moved to rxBuffer. The transfer count is reached after packet number x has been received.

- LEN modulo PKTLEN = y (y ≠ 0):
  - LEN / n = x (integer division) radio packets will be received before packet number x + 1 is tried received. After y bytes of this packet have been received, the radio will enter RX_OVERFLOW state since transfer count is reached in the middle of a packet (see Figure 13).

![Figure 12. RX Mode; PKTLEN < LEN and (LEN modulo PKTLEN) = 0](image1)

![Figure 13. RX Mode; PKTLEN < LEN and (LEN modulo PKTLEN) ≠ 0](image2)
PKTCTRL1.APPEND_STATUS = 1b:

Remember that when append status is enabled, LEN should be set to PKTLEN + 2.

- LEN = x \cdot (PKTLEN + 2), where x is an integer:
  x radio packets will be received and moved to rxBuffer. The transfer count is reached after packet number x has been received. See Example 3 and Figure 14.

**Example 3:**
LEN = x \cdot (PKTLEN + 2), PKTLEN = 3 and x = 3
LEN = 15

![Figure 14. LEN = x \cdot (PKTLEN + 2)](image)

- LEN = x \cdot (PKTLEN + 2) - 1 or LEN = x \cdot (PKTLEN + 2) - 2, where x is an integer: 
  x - 1 radio packets will be received before packet number x is tried received. Transfer count will be reached either right before the first status byte is moved to rxBuffer or right after it has been moved. Neither RFIF.IRQ_DONE nor RFIF.IRQ_RX_OVF is being asserted, and the radio will be stuck in RX state (MARCSTATE = 0x0D), but it will not be able to receive any more data (see the errata notes [3] and [4] for more details). See Example 4 and Figure 15.

**Example 4:**
LEN = x \cdot (PKTLEN + 2) - 1, PKTLEN = 3 and x = 3
LEN = 14

![Figure 15. LEN = x \cdot (PKTLEN + 2) - 1](image)

- LEN = x \cdot (PKTLEN + 2) - y, where 3 ≤ y ≤ (PKTLEN + 1) and x is an integer:
  x - 1 radio packets will be received before packet number x is tried received. When transfer count is reached, the radio will enter RX_OVERFLOW state. See Example 5 and Figure 16.
Example 5:
LEN = x·(PKTLEN + 2) − y, PKTLEN = 3, x = 3 and y = 3
LEN = 12

Figure 16. LEN = x·(PKTLEN + 2) − y

If PKTLEN > LEN (or PKTLEN + 2 > LEN in the case where PKTCTRL1.APPEND_STATUS = 1 and the radio is in RX mode), the radio will enter TX_UNDERFLOW state from TX mode, and RX_OVERFLOW state from RX mode.

Note: In the case where the radio is in RX state and append status is enabled, the radio will get stuck in RX state if LEN = PKTLEN or LEN = PKTLEN + 1 (see the errata notes [3] and [4] for more details).
6 References

[1] CC1110Fx/CC1111Fx Low-Power SoC (System-on-Chip) with MCU, Memory, Sub-1 GHz RF Transceiver, and USB Controller (cc1110f32.pdf)

[2] CC2510Fx/CC2511Fx Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller (cc2510f32.pdf)

[3] Errata Note CC1110Fx/CC1111Fx (swrz022.pdf)

[4] Errata Note CC2510Fx/CC2511Fx (swrz014.pdf)
7 General Information

7.1 Document History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description/Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SWRA164A</td>
<td>2009.12.16</td>
<td>Additional info about the DMA and radio interrupts added to Section 3.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to test the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or “enhanced plastic.” Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Broadband</td>
</tr>
<tr>
<td>DSP</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Medical</td>
</tr>
<tr>
<td>Interface</td>
<td>Military</td>
</tr>
<tr>
<td>Logic</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Security</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Telephony</td>
</tr>
<tr>
<td>RFID</td>
<td>Wireless</td>
</tr>
<tr>
<td>RF/IF and ZigBee® Solutions</td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated