1 Purpose
The purpose of this document is to provide guidelines for proper I/O-level conversion during integration of WL18xx I/Os to a host that supports I/Os with voltages greater than 1.8 V.

2 Power-up Sequence
The most crucial point during integration of the WL18xx device is following proper power-up and power-down sequences to avoid damage to the device.

2.1 WL18xx States
While either VBAT or VIO or both are deasserted, no signals at a logic high level should be driven to the device. (The only exception is the slow clock which is a fail-safe I/O.)

While VBAT, VIO, and slow clock are fed to the device but BT_EN or WL_EN are deasserted (low), the device is in shutdown state (Table 1 describes the state of the I/O). In shutdown state, all functional blocks, internal DC2DCs, clocks, and LDOs are disabled.

2.2 Power Up
To power up, do the following:
1. Ensure slow clock, VIO, and VBAT are stable.
2. Assert BT_EN or WL_EN high.

Internal DC2DCs, LDOs, and clocks start to ramp and stabilize.

2.3 Shutdown
To shutdown, do the following:
1. Ensure the supplies to the device (VBAT, VIO, and slow clock) are stable and available.
2. Deassert BT_EN or WL_EN low.
3. Deassert the supplies to the chip (VBAT and VIO). (See Figure 1.)
NOTE:
1. On system level, either VBAT and VIO can come up first.
2. VBAT supplies, VIO supplies, and slow clock (SCLK) must be stable before EN is asserted and at all times when EN is active.
3. Keep a 60-µs delay between two consecutive device enables. The device is assumed to be in a shutdown state during that period; all enables to the device are low for that minimum duration.
4. Deassert the enable line at least 10 µs before the VBAT or VIO can be lowered. (The order in which supplies are turned off after EN shutdown is immaterial.)
5. The SCLK I/O cell is a fail safe; the clock can be supplied before the VBAT and VIO supplies.

Figure 1. Power-up and Shutdown Sequences
Sense on Reset Configuration Pins

WiLink™ 8 has several wake-up options that are entered through sense on reset by three I/Os of the device (IRQ_WL, UART_DBG_BT, AUD_OUT_BT).

When a Bluetooth® or WLAN enable bit is set to high, the device checks the state of the lines and wakeup in a specific mode.

To avoid putting the device in an undefined state, be careful when level-shifting the three I/Os to ensure you apply only one of the two supported configurations of the device are applied.

The supported modes are as follows:

- **Operational mode:**
  - IRQ_WL = 0
  - UART_DBG_BT = 1
  - AUD_OUT_BT = 0
  Set operational mode by default using internal pull of WL18xx (90K typical).

- **Debug mode:**
  - IRQ_WL = 1
  - UART_DBG_BT = 1
  - AUD_OUT_BT = 0

The WLAN RS232 debug interface and Jtag interface are muxed out to the WL18XX I/Os.
To activate the debug mode a 10-k resistor pullup on the WLAN_IRQ line is required, leave the 10-k resistor pullup as a place holder (N.C.) and apply the it only if debug mode is required.

See Table 1 for the I/O states.

### Table 1. I/O States

<table>
<thead>
<tr>
<th>GPIO NAME</th>
<th>Line Debug Function</th>
<th>PULL UP/PULL DOWN</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPIO5</td>
<td>JTAG_TCK</td>
<td>Down</td>
</tr>
<tr>
<td>GPIO6</td>
<td>JTAG_TMS</td>
<td>Up</td>
</tr>
<tr>
<td>GPIO7</td>
<td>JTAG_TDI</td>
<td>Up</td>
</tr>
<tr>
<td>GPIO8</td>
<td>JTAG_TDO</td>
<td>Up</td>
</tr>
<tr>
<td>GPIO2</td>
<td>WL_RS232_RX</td>
<td>Up</td>
</tr>
<tr>
<td>GPIO1(1)</td>
<td>WL_RS232_TX</td>
<td>Up</td>
</tr>
</tbody>
</table>

(1) GPIO1 is used on WL8 devices. GPS_EXT_LNA_EN is used on WL9Q devices.
4 18xx Interfaces

NOTE: In all cases of level shifters, apply the following guidelines:

- Control the OE or the direction signals from the host GPIO or tied to the always on signal that avoids going low which can cause the level shifter to turn off or change direction.
- TI recommends level shifters that Hi-Z the outputs when one of the supply voltages is applied unlike the examples.
- Terminate the unused inputs of the level shifter to GND or VCC.
- Use level shifters with similar performance levels.

4.1 SDIO Lines (CLK, CMD, Four Data Lines)

TI recommends connecting the SDIO lines directly to the host processor 1.8-V I/O bank because this interface is timing critical, and adding a level shifter can impact the performance. WL_IRQ is a less timing-critical signal and a separate level shifter can be used.

If level-shifting is unavoidable, connect using a bidirectional level shifter that has incorporated pullups and/or add an onboard 10-kΩ resistor on both sides of the level shifter:

![Figure 2. SDIO Lines](image-url)
4.2 **WLAN and Bluetooth Enable Signals**

The lines have an internal pulldown of 200 kΩ. To comply with the WL18xx wake-up sequence, ensure that the lines are pulled down while the supplies are unstable.

If the enables are connected directly to the host 1.8-V bank or to the level shifter, ensure that there are no internal host or level-shifter pullups that can overtake the WL18xx pulldown.

TI recommends level-shifting using a resistor divider or a spare GPIO of existing level shifters for the WL18xx I/Os.

---

**NOTE:** In the resistor divider variant, an additional current of 180 µA adds to the device sleep current.

Figure 3 shows an example of 3.3-V to 1.8-V translation.

![Figure 3. Enable Lines](image)

4.3 **Bluetooth HCI Lines**

There are two input and two output lines in the interface. TI recommends using the SN74AVC4T245 device as the level shifter.

![Figure 4. HCI Lines](image)
4.4 **Bluetooth PCM lines**

AUD_OUT (output) and AUD_IN (input) can be bidirectional; CLK or FSYNC can support master and slave configurations.

If level-shifting is required, using one dedicated level shifter for the PCM is unavoidable. The AUD_IN line can be shared with other level shifters in the design or level shifted by using a resistor-divider configuration, which is the same configuration as the enable lines.

Usually, the PCM master or slave is a constant configuration and level shifter with onboard or controlled from the host level shifter direction line can be used.

![Figure 5. PCM Lines](image)

4.5 **GNSS Lines**

4.5.1 **EXT_LNA_EN**

This line is directly connected to an external LNA, as shown in Figure 6. Depending upon the specification of the $V_{IH}$ of the external LNA, a level shifter may be unnecessary in most cases.

![Figure 6. External LNA Powered Using External LDO (Recommended)](image)
4.5.2 GNSS_IRQ and TIMESTAMP_GNSS

Figure 7 shows the circuit for level shifting.

![Figure 7. GNSS_IRQ and TIMESTAMP_GNSS](image)

4.5.3 GNSS_I2C Lines


Figure 8 shows a typical application of this IC.

![Figure 8. GNSS I²C Application Circuit](image)
The value of the pullup resistors are dependent upon the $V_{DPU}$ (host I/O voltage). Table 2 helps to select this resistor.

**Table 2. Pullup Resistor Values (Ω)**

<table>
<thead>
<tr>
<th>$V_{DPU}$</th>
<th>15 mA</th>
<th>10 mA</th>
<th>3 mA</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Nominal</td>
<td>+10%</td>
<td>Nominal</td>
</tr>
<tr>
<td>5 V</td>
<td>310</td>
<td>341</td>
<td>465</td>
</tr>
<tr>
<td>3.3 V</td>
<td>197</td>
<td>217</td>
<td>295</td>
</tr>
<tr>
<td>2.5 V</td>
<td>143</td>
<td>158</td>
<td>215</td>
</tr>
<tr>
<td>1.8 V</td>
<td>97</td>
<td>106</td>
<td>145</td>
</tr>
</tbody>
</table>

The current that passes through the transistor is specified in **Table 2** as 15 mA, 10 mA, and 3 mA. Select the appropriate value based on the sink capability of the host processor. A value of 3 mA is adequate for most applications if there are 3 to 5 slave devices on the host bus. Both the total capacitance on the bus and the speed of the I^2^C bus must determine this value.
# Revision History

Changes from February 1, 2014 to January 20, 2015

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Updated content of text note</td>
<td>2</td>
</tr>
<tr>
<td>Updated content and supported modes</td>
<td>3</td>
</tr>
<tr>
<td>Updated content and supported modes</td>
<td>3</td>
</tr>
</tbody>
</table>

**NOTE:** Page numbers for previous revisions may differ from page numbers in the current version.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio  
www.ti.com/audio

Amplifiers  
amplifier.ti.com

Data Converters  
dataconverter.ti.com

DLP® Products  
www.dlp.com

DSP  
dsp.ti.com

Clocks and Timers  
www.ti.com/clocks

Interface  
interface.ti.com

Logic  
logic.ti.com

Power Mgmt  
power.ti.com

Microcontrollers  
microcontroller.ti.com

RFID  
www.ti-rfid.com

OMAP Applications Processors  
www.ti.com/omap

Wireless Connectivity  
www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation  
www.ti.com/automotive

Communications and Telecom  
www.ti.com/communications

Computers and Peripherals  
www.ti.com/computers

Consumer Electronics  
www.ti.com/consumer-apps

Energy and Lighting  
www.ti.com/energy

Industrial  
www.ti.com/industrial

Medical  
www.ti.com/medical

Security  
www.ti.com/security

Space, Avionics and Defense  
www.ti.com/space-avionics-defense

Video and Imaging  
www.ti.com/video

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2015, Texas Instruments Incorporated