

# MAXWELL SERDES PCIe x2 PERSONALITY CARD

## TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM
04	2LANEPCIe_SERDES & PCIE CON
05	2LANEPCIe_USB2.0 & BRD_ID
06	2LANEPCIe_CLK
07	HARDWARE SCHEMATICS

REV	E3
VER	1.0

Designed for TI by Mistral Solutions Pvt Ltd




Title: TABLE OF CONTENTS

Size	PROC067	Rev	
C		E3	
Date:	Wednesday, July 25, 2018	Sheet	1 of 7

# REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	11th JUN 2018	Drafted from Rev E2, Ver 1.0 schematics.	Mistral Design Team	AJIT MB	AJIT MB
0.2	11th JUN 2018	Updated USB 2.0 connector and interface with OTG option.	Mistral Design Team	AJIT MB	AJIT MB
1.0	25th JULY 2018	Baselined	Mistral Design Team	AJIT MB	AJIT MB

# BLOCK DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd





Title **BLOCK DIAGRAM**


Size	PROC067	Rev
C		E3
Date:	Wednesday, July 25, 2018	Sheet 3 of 7

# Serdes Connector



## Power Connector




## 12V to 3.3V @ 6.5A Supply



## PCIe Reset



## x4 Lane PCIe Connector



4 USB VBUS	4 USB VBUS (26)
4 USB DRV_VBUS	4 USB_DRV_VBUS (26)
4 USB DP	4 USB_DP (26)
4 USB DM	4 USB_DM (26)
4 USB_ID	4 USB_ID (26)
4 BOARDID_A0	4 BOARDID_A0 (26)
4 BOARDID_A1	4 BOARDID_A1 (26)
4 BOARDID_A2	4 BOARDID_A2 (26)
4 WKUP_SCL	4_WKUP_SCL (26)
4 WKUP_SDA	4_WKUP_SDA (26)
4 MCU_SCL	4 MCU_SCL (27)
4 MCU_SDA	4 MCU_SDA (27)
4 PORz_OUT	4_PORz_OUT (27)
4 PCIe REFCLK_P	4_Pcie_REFCLK_P (27)
4 PCIe REFCLK_N	4_Pcie_REFCLK_N (27)
4 REFCLK_IN0P	4_REFCLK_IN0P (27)
4 REFCLK_IN0N	4_REFCLK_IN0N (27)
4 REFCLK_OUT0P	4_REFCLK_OUT0P (27)
4 REFCLK_OUT0N	4_REFCLK_OUT0N (27)

Do Not Mount R216 and R298 for Host operation  
 Mount R229, R213, R215, R299 and R243 for Host operation  
 Do Not Maount R229, R213, R215, R299 and R243 for Device operation  
 Mount R216 and R298 for Device operation

Designed for TI by Mistral Solutions Pvt Ltd





Title: 2LANEPCIe\_SERDES & PCIE CON


Size	PROC067	Rev	
C		E3	
Date:	Wednesday, July 25, 2018	Sheet	4 of 7

# USB 2.0

## USB 2.0 micro AB Connector



## BOARD ID EEPROM



I2C address: 0x54h or Set by CP board


4_BOARDID_A0	4_BOARDID_A0 (25)
4_BOARDID_A1	4_BOARDID_A1 (25)
4_BOARDID_A2	4_BOARDID_A2 (25)
4_USB_ID	4_USB_ID (25)
4_USB_VBUS	4_USB_VBUS (25)
4_USB_DRV_VBUS	4_USB_DRV_VBUS (25)
4_USB_DP	4_USB_DP (25)
4_USB_DM	4_USB_DM (25)
4_WKUP_SCL	4_WKUP_SCL (25)
4_WKUP_SDA	4_WKUP_SDA (25)

Designed for TI by Mistral Solutions Pvt Ltd





Title		2LANEPCIE_USB2.0 & BRD_ID	
Size	PROC067	Rev	
C		E3	
Date:	Wednesday, July 25, 2018	Sheet	5 of 7


# 2 Lane PCIe Clock HCSL (100MHz) (EEPROM PAGE 0)



## CLOCK ROOT SELECTION



REFCLK_OUTxP	SoC Input Clock
REFCLK_OUTxN	
CLKGEN_REFCLKxP	Output Clock of Clock Generator
CLKGEN_REFCLKxN	
REFCLK_INxP	SoC Output Clock
REFCLK_INxN	
PClE_REFCLKx_P	PClE connector Clock lines
PClE_REFCLKx_N	




- 4 MCU\_SCL (25)
- 4 MCU\_SDA (25)
- 4 PORz\_OUT (25)
- 4 PClE\_REFCLK\_P (25)
- 4 PClE\_REFCLK\_N (25)
- 4 REFCLK\_INOP (25)
- 4 REFCLK\_INON (25)
- 4 REFCLK\_OUTOP (25)
- 4 REFCLK\_OUTON (25)

# HARDWARE SCHEMATICS


## ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


## SCREWS




## WASHER'S



## FIDUCIALS



## LOGOs




## BARE PCB



## JUMPERS




To be mounted on J14 pin 3 and 2 for Host operation.



To be mounted on J5 for USB Host operation.

## LABELS

### Board Serial No.



Designed for TI by Mistral Solutions Pvt Ltd



Title  
HARDWARE SCHEMATICS

Size	PROC067	Rev
C		E3
Date:	Wednesday, July 25, 2018	Sheet 7 of 7

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated