# 16-CHANNEL, 24-BIT ANALOG-TO-DIGITAL CONVERTER 

Check for Samples: ADS1258-EP

## FEATURES

- 24 Bits, No Missing Codes
- Fixed-Channel or Automatic Channel Scan
- Fixed-Channel Data Rate: 125 kSPS
- Auto-Scan Data Rate: $\mathbf{2 3 . 7}$ kSPS/Channel
- Single-Conversion Settled Data
- 16 Single-Ended or 8 Differential Inputs
- Unipolar (5 V) or Bipolar ( $\pm 2.5 \mathrm{~V}$ ) Operation
- Low Noise: $2.8 \mu \mathrm{~V}_{\text {RMS }}$ at 1.8 kSPS
- 0.0003\% Integral Nonlinearity
- DC Stability (typical):
$0.02 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Offset Drift, 0.4 ppm $/{ }^{\circ} \mathrm{C}$ Gain Drift
- Open-Sensor Detection
- Conversion Control Pin
- Multiplexer Output for External Signal Conditioning
- On-Chip Temperature, Reference, Offset, Gain, and Supply Voltage Readback
- 42-mW Power Dissipation
- Standby, Sleep, and Power-Down Modes
- 8 General-Purpose Inputs/Outputs (GPIO)
- 32.768-kHz Crystal Oscillator or External Clock


## APPLICATIONS

- Medical, Avionics, and Process Control
- Machine and System Monitoring
- Fast Scan Multi-Channel Instrumentation
- Industrial Systems
- Test and Measurement Systems


## SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military $\left(-55^{\circ} \mathrm{C} / 125^{\circ} \mathrm{C}\right)$ and Industrial $\left(-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}\right)$ Temperature Ranges ${ }^{(1)}$
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
(1) Custom temperature ranges available


## DESCRIPTION

The ADS1258 is a 16-channel (multiplexed), low-noise, 24-bit, delta-sigma ( $\Delta \Sigma$ ) analog-to-digital converter (ADC) that provides single-cycle settled data at channel scan rates from 1.8 k to 23.7 k samples per second (SPS) per channel. A flexible input multiplexer accepts combinations of eight differential or 16 single-ended inputs with a full-scale differential range of 5 V or true bipolar range of $\pm 2.5 \mathrm{~V}$ when operating with a $5-\mathrm{V}$ reference. The fourth-order delta-sigma modulator is followed by a fifth-order sinc digital filter optimized for low-noise performance.

The differential output of the multiplexer is accessible to allow signal conditioning prior to the input of the ADC. Internal system monitor registers provide supply voltage, temperature, reference voltage, gain, and offset data.
An onboard PLL generates the system clock from a $32.768-\mathrm{kHz}$ crystal, or can be overridden by an external clock source. A buffered system clock output ( 15.7 MHz ) is provided to drive a microcontroller or additional converters.

Serial digital communication is handled via an SPI ${ }^{\text {TM }}$-compatible interface. A simple command word structure controls channel configuration, data rates, digital I/O, monitor functions, etc.
Programmable sensor bias current sources can be used to bias sensors or verify sensor integrity.
The ADS1258 operates from a unipolar $5-\mathrm{V}$ or bipolar $\pm 2.5-\mathrm{V}$ analog supply and a digital supply compatible with interfaces ranging from 2.7 V to 5.25 V . The ADS1258 is available in QFN-48 and QFP-48 packages.

[^0]

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION ${ }^{(1)}$

| $\mathbf{T}_{\mathbf{A}}$ | Package $^{(2)}$ |  | ORDERABLE PART <br> NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
|  | $48 /$ RTC | Tape \& Reel of 250 | ADS1258MRTCTEP | 1258 MEP |
|  | $48 /$ PHP | Tray of 250 | ADS1258MPHPTEP | ADS1258MEP |
| $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $48 / \mathrm{PHP}$ | Tape \& Reel 1000 | ADS1258IPHPREP | ADS1258IEP |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted). ${ }^{(1)}$

|  | ADS1258 | UNIT |
| :--- | :---: | :---: |
| AVDD to AVSS | -0.3 to 5.5 | V |
| AVSS to DGND | -2.8 to 0.3 | V |
| DVDD to DGND | -0.3 to 5.5 | V |
| Input Current | 100, Momentary | mA |
| Input Current | 10, Continuous | mA |
| Analog Input Voltage | AVSS -0.3 to AVDD +0.3 | V |
| Digital Input Voltage to DGND | -0.3 to DVDD +0.3 | V |
| Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -60 to 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

## ELECTRICAL CHARACTERISTICS

All specifications at $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{AVDD}=2.5 \mathrm{~V}$, $\mathrm{AVSS}=-2.5 \mathrm{~V}$, DVDD $=3.3 \mathrm{~V}$, $\mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\text {CLK }}=15.729$ MHz (internal clock), OPA227 buffer between MUX outputs and ADC inputs, $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$, and VREFN $=-2.5 \mathrm{~V}$, unless otherwise noted.

(1) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical parameters.
(2) Best straight line fit method.
(3) $\mathrm{FSR}=$ Full-scale range $=2.13 \mathrm{~V}_{\text {REF }}$.

## ELECTRICAL CHARACTERISTICS (continued)

All specifications at $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{AVDD}=2.5 \mathrm{~V}, \mathrm{AVSS}=-2.5 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\mathrm{CLK}}=15.729 \mathrm{MHz}$ (internal clock), OPA227 buffer between MUX outputs and ADC inputs, $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$, and VREFN = -2.5 V, unless otherwise noted.

(4) CLKIO load $=20 \mathrm{pF}$.
(5) No clock applied to CLKIO.

PIN CONFIGURATION


| Top View | AIN3 $\qquad$ <br> AIN2 $\qquad$ <br> AIN1 $\qquad$ <br> AINO $\square$ <br> AV8s $\square$ <br> AVDD $\square$ <br> РЦСАР $\square$ <br> XTAL1 $\square$ <br> XTAL2 $\square$ <br> PWDN $\square$ <br> RESET $\square$ <br> CLKSEL $\square$ |  |  | QFP |
| :---: | :---: | :---: | :---: | :---: |

## PIN ASSIGNMENTS

| PIN \# | NAME | ANALOG/DIGITAL INPUT/OUTPUT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | AIN3 | Analog Input | Analog Input 3: Single-Ended Channel 3, Differential Channel 1 (-) |
| 2 | AIN2 | Analog Input | Analog Input 2: Single-Ended Channel 2, Differential Channel 1 (+) |
| 3 | AIN1 | Analog Input | Analog Input 1: Single-Ended Channel 1, Differential Channel 0 (-) |
| 4 | AINO | Analog Input | Analog Input 0: Single-Ended Channel 0, Differential Channel 0 (+) |
| 5 | AVSS | Analog | Negative Analog Power Supply: 0V for unipolar operation, -2.5 V for bipolar operation. (Internally connected to exposed thermal pad of QFN package.) |
| 6 | AVDD | Analog | Positive Analog Power Supply: 5 V for unipolar operation, 2.5 V for bipolar operation. |
| 7 | PLLCAP | Analog | PLL Bypass Capacitor: Connect 22nF capacitor to AVSS when using crystal oscillator. |
| 8 | XTAL1 | Analog | $32.768-\mathrm{kHz}$ Crystal Oscillator Input 1; see the Chrystal Oscillator section. |
| 9 | XTAL2 | Analog | $32.768-\mathrm{kHz}$ Crystal Oscillator Input 2; see the Chrystal Oscillator section. |
| 10 | PWDN | Digital Input | Power-Down Input: Hold low for minimum of two $\mathrm{f}_{\text {CLK }}$ cycles to engage low-power mode. |
| 11 | RESET | Digital Input | Reset Input: Hold low for minimum of two f fLK cycles to reset the device. |
| 12 | CLKSEL | Digital Input | Clock Select Input: Low = Activates Crystal Oscillator, fcLk output on CLKIO. <br> High = Disables Crystal Oscillator, apply $\mathrm{f}_{\mathrm{CLK}}$ to CLKIO. |
| 13 | CLKIO | Digital I/O | System Clock Input/Output (See CLKSEL pin.) |
| 14 | GPIOO | Digital I/O | General-Purpose Digital Input/Output 0 |
| 15 | GPIO1 | Digital I/O | General-Purpose Digital Input/Output 1 |
| 16 | GPIO2 | Digital I/O | General-Purpose Digital Input/Output 2 |
| 17 | GPIO3 | Digital I/O | General-Purpose Digital Input/Output 3 |
| 18 | GPIO4 | Digital I/O | General-Purpose Digital Input/Output 4 |
| 19 | GPIO5 | Digital I/O | General-Purpose Digital Input/Output 5 |
| 20 | GPIO6 | Digital I/O | General-Purpose Digital Input/Output 6 |
| 21 | GPIO7 | Digital I/O | General-Purpose Digital Input/Output 7 |
| 22 | SCLK | Digital Input | SPI Interface Clock Input: Data clocked in on rising edge, clocked out on falling edge. |
| 23 | DIN | Digital Input | SPI Interface Data Input: Data is input to the device. |
| 24 | DOUT | Digital Output | SPI Interface Data Output: Data is output from the device. |
| 25 | $\overline{\text { DRDY }}$ | Digital Output | Data Ready Output: Active low. |
| 26 | START | Digital Input | Start Conversion Input: Active high. |
| 27 | $\overline{\mathrm{CS}}$ | Digital Input | SPI Interface Chip Select Input: Active low. |
| 28 | DVDD | Digital | Digital Power Supply: 2.7 V to 5.25 V |
| 29 | DGND | Digital | Digital Ground |
| 30 | VREFN | Analog Input | Reference Input Negative |
| 31 | VREFP | Analog Input | Reference Input Positive |
| 32 | AINCOM | Analog Input | Analog Input Common: Common input pin to all single-ended inputs. |
| 33 | AIN15 | Analog Input | Analog Input 15: Single-Ended Channel 15, Differential Channel 7 (-) |
| 34 | AIN14 | Analog Input | Analog Input 14: Single-Ended Channel 14, Differential Channel 7 (+) |
| 35 | AIN13 | Analog Input | Analog Input 13: Single-Ended Channel 13, Differential Channel 6 (-) |
| 36 | AIN12 | Analog Input | Analog Input 12: Single-Ended Channel 12, Differential Channel 6 (+) |
| 37 | AIN11 | Analog Input | Analog Input 11: Single-Ended Channel 11, Differential Channel 5 (-) |
| 38 | AIN10 | Analog Input | Analog Input 10: Single-Ended Channel 10, Differential Channel 5 (+) |
| 39 | AIN9 | Analog Input | Analog Input 9: Single-Ended Channel 9, Differential Channel $4(-)$ |
| 40 | AIN8 | Analog Input | Analog Input 8: Single-Ended Channel 8, Differential Channel 4 (+) |
| 41 | ADCINN | Analog Input | ADC Differential Input (-) |
| 42 | ADCINP | Analog Input | ADC Differential Input (+) |
| 43 | MUXOUTN | Analog Output | Multiplexer Differential Output (-) |
| 44 | MUXOUTP | Analog Output | Multiplexer Differential Output (+) |
| 45 | AIN7 | Analog Input | Analog Input 7: Single-Ended Channel 7, Differential Channel 3 (-) |
| 46 | AIN6 | Analog Input | Analog Input 6 : Single-Ended Channel 6, Differential Channel 3 (+) |
| 47 | AIN5 | Analog Input | Analog Input 5: Single-Ended Channel 5, Differential Channel 2 (-) |
| 48 | AIN4 | Analog Input | Analog Input 4: Single-Ended Channel 4, Differential Channel 2 (+) |

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Serial Interface Timing

## SERIAL INTERFACE TIMING CHARACTERISTICS

At $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}^{(1)}$ and $\mathrm{DVDD}=2.7 \mathrm{~V}$ to 5.25 V , unless otherwise noted.

| SYMBOL | DESCRIPTION | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCLK }}$ | SCLK Period | 2 |  | $\mathrm{T}_{\text {CLK }}{ }^{(2)}$ |
| tSPW | SCLK High or Low Pulse Width (exceeding max resets SPI interface) | 0.8 | $4096{ }^{(3)}$ | TCLK |
| tcssc | $\overline{\mathrm{CS}}$ Low to First SCLK: Setup Time ${ }^{(4)}$ | 2.5 |  | TCLK |
| $t_{\text {DIST }}$ | Valid DIN to SCLK Rising Edge: Setup Time | 10 |  | ns |
| $t_{\text {DIHD }}$ | Valid DIN to SCLK Rising Edge: Hold Time | 5 |  | ns |
| $t_{\text {DOPD }}$ | SCLK Falling Edge to Valid New DOUT: Propagation Delay ${ }^{(5)}$ |  | 20 | ns |
| $\mathrm{t}_{\text {DOHD }}$ | SCLK Falling Edge to Old DOUT Invalid: Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {CSDO }}$ | $\overline{\mathrm{CS}}$ High to DOUT Invalid (tri-state) |  | 5 | TCLK |
| tcSPW | $\overline{\mathrm{CS}}$ Pulse Width High | 2 |  | TCLK |

(1) Ensured by characterization only.
(2) $T_{\text {CLK }}=$ master clock period $=1 / f_{\text {CLK }}$.
(3) Programmable to 256 T$_{\text {CLK }}$.
(4) $\overline{\mathrm{CS}}$ can be tied low.
(5) DOUT load $=20 \mathrm{pF} \| 100 \mathrm{k} \Omega$ to DGND.


Figure 2. $\overline{\text { DRDY }}$ Update Timing
$\overline{\text { DRDY }}$ UPDATE TIMING CHARACTERISTICS

| SYMBOL | DESCRIPTION | TYP | UNITS |
| :---: | :--- | :---: | :---: |
| $\mathrm{t} \overline{\mathrm{DRDY}}$ | $\overline{\text { DRDY High Pulse Width Without Data Read }}$ | 1 | $\mathrm{~T}_{\mathrm{CLK}}$ |
| $\mathrm{t}_{\mathrm{DDO}}$ | Valid DOUT to $\overline{\overline{D R D Y}}$ Falling Edge $(\overline{\mathrm{CS}}=0)$ | 0.5 | $\mathrm{~T}_{\mathrm{CLK}}$ |



Figure 3.

## Notes:

1. See datasheet for absolute maximum and minimum recommended operating conditions.
2. Silicon operating life design goal is 10 years at $105^{\circ} \mathrm{C}$ junction temperature (does not include package interconnect life).

## TYPICAL CHARACTERISTICS

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+2.5 \mathrm{~V}, \mathrm{AVSS}=-2.5 \mathrm{~V}, \mathrm{DVDD}=+3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\mathrm{CLK}}=15.729 \mathrm{MHz}$ (internal clock), OPA227 buffer between MUX outputs and ADC inputs, VREFP $=+2.048 \mathrm{~V}$, and $\mathrm{VREFN}=-2.048 \mathrm{~V}$, unless otherwise noted.


Figure 4.


Figure 6.


Figure 8.

READING HISTOGRAM


Figure 5.
READING HISTOGRAM


Figure 7.


Figure 9.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+2.5 \mathrm{~V}, \mathrm{AVSS}=-2.5 \mathrm{~V}, \mathrm{DVDD}=+3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\mathrm{CLK}}=15.729 \mathrm{MHz}$ (internal clock), OPA227 buffer between MUX outputs and ADC inputs, VREFP $=+2.048 \mathrm{~V}$, and VREFN $=-2.048 \mathrm{~V}$, unless otherwise noted.


Figure 10.


Figure 12.
OFFSET HISTOGRAM


Figure 14.

NOISE vs SUPPLY VOLTAGE


Figure 11.
NOISE AND OFFSET vs COMMON-MODE INPUT VOLTAGE


Figure 13.
OFFSET DRIFT HISTOGRAM


Offset Dritt ( $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ )
Figure 15.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+2.5 \mathrm{~V}, \mathrm{AVSS}=-2.5 \mathrm{~V}, \mathrm{DVDD}=+3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\text {CLK }}=15.729 \mathrm{MHz}$ (internal clock), OPA227 buffer between MUX outputs and ADC inputs, VREFP $=+2.048 \mathrm{~V}$, and VREFN $=-2.048 \mathrm{~V}$, unless otherwise noted.


Figure 16.


Figure 18.

GAIN DRIFT HISTOGRAM


Gain Drift (ppm/ $/{ }^{\circ} \mathrm{C}$ )
Figure 20.


Figure 17.

GAIN ERROR HISTOGRAM


Figure 19.


Figure 21.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+2.5 \mathrm{~V}, \mathrm{AVSS}=-2.5 \mathrm{~V}, \mathrm{DVDD}=+3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\text {CLK }}=15.729 \mathrm{MHz}$ (internal clock), OPA227 buffer between MUX outputs and ADC inputs, VREFP $=+2.048 \mathrm{~V}$, and VREFN $=-2.048 \mathrm{~V}$, unless otherwise noted.


Figure 22.


Figure 24.
INTEGRAL NONLINEARITY vs TEMPERATURE


Figure 26.

GAIN ERROR POWER-ON WARMUP


Figure 23.

INTEGRAL NONLINEARITY vs INPUT LEVEL


Figure 25.
OUTPUT SPECTRUM


Figure 27.

TYPICAL CHARACTERISTICS (continued)
At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+2.5 \mathrm{~V}, \mathrm{AVSS}=-2.5 \mathrm{~V}, \mathrm{DVDD}=+3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ (external clock) or $\mathrm{f}_{\mathrm{CLK}}=15.729 \mathrm{MHz}$ (internal clock), OPA227 buffer between MUX outputs and ADC inputs, VREFP $=+2.048 \mathrm{~V}$, and VREFN $=-2.048 \mathrm{~V}$, unless otherwise noted.


Figure 28.


Figure 30.


Figure 32.

TEMPERATURE SENSOR READING HISTOGRAM


Figure 29.

## SENSOR BIAS CURRENT SOURCE RATIO

 vs TEMPERATURE

Figure 31.

NOISE AND INL vs MASTER CLOCK


Figure 33.

## OVERVIEW

The ADS1258 is a flexible, 24-bit, low-noise ADC optimized for fast multi-channel, high-resolution measurement systems. The converter provides a maximum channel scan rate of 23.7 kSPS , providing a complete 16 -channel scan in less than $700 \mu \mathrm{~s}$.
Figure 34 shows the block diagram of the ADS1258. The input multiplexer selects the analog input pins connected to the multiplexer output pins (MUXOUTP/MUXOUTN). External signal conditioning can be used between the multiplexer output pins and the ADC input pins (ADCINP/ADCINN) or the multiplexer output can be routed internally to the ADC inputs without external circuitry. Selectable current sources within the input multiplexer can be used to bias sensors or detect for a failed sensor. On-chip system function readings provide readback of temperature, supply voltage, gain, offset, and external reference.

The ADS1258 converter comprises a fourth-order, delta-sigma modulator followed by a programmable digital filter. The modulator measures the differential input signal,
$\mathrm{V}_{\mathrm{IN}}=($ ADCINP -ADCINN$)$, against the differential reference input, $\mathrm{V}_{\text {REF }}=($ VREFP -VREFN$)$. The digital filter receives the modulator signal and provides a low-noise digital output. The ADC channel block controls the multiplexer Auto-Scan feature. Channel Auto-Scan occurs at a maximum rate of 23.7 kSPS . Slower scan rates can be used with corresponding increases in resolution.
Communication is handled over an SPI-compatible serial interface with a set of simple commands providing control of the ADS1258. Onboard registers store the various settings for the input multiplexer, sensor detect bias, data rate selection, etc. Either an external 32.768 kHz crystal, connected to pins XTAL1 and XTAL2, or an external clock applied to pin CLKIO can be used as the clock source. When using the external crystal oscillator, the system clock is available as an output for driving other devices or controllers. General-purpose digital I/Os (GPIO) provide input and output control of eight pins.


Figure 34. ADS1258 Block Diagram

## MULTIPLEXER INPUTS

A simplified diagram of the input multiplexer is illustrated in Figure 36. The multiplexer connects one of 16 single-ended external inputs, one of eight differential external inputs, or one of the on-chip internal variables to the ADC inputs. The output of the channel multiplexer can be routed to external pins and then to the input of the ADC. This flexibility allows for use of external signal conditioning. See the External Multiplexer Loop section.
ESD diodes protect the analog inputs. To keep these diodes from turning on, make sure the voltages on the input pins do not go below AVSS by more than 100 mV , and likewise do not exceed AVDD by more than 100 mV :

AVSS - 100mV < (Analog Inputs) < AVDD + 100 mV .
Overdriving the multiplexer inputs may affect the conversions of other channels. See the Input Overload Protection description in the Hardware Considerations segment of the Applications section.
The converter supports two modes of channel access through the multiplexer: the Auto-Scan mode and the Fixed-Channel mode. These modes are selected by the MUXMOD bit of register CONFIGO. The Auto-Scan mode scans through the selected channels automatically, with break-before-make switching. The Fixed-Channel mode requires the user to set the channel address for each channel measured.

## VOLTAGE REFERENCE INPUTS (VREFP, VREFN)

The voltage reference for the ADS1258 ADC is the differential voltage between VREFP and VREFN: $V_{\text {REF }}=$ VREFP - VREFN. The reference inputs use a structure similar to that of the analog inputs with the circuitry on the reference inputs shown in Figure 35. The load presented by the switched capacitor can be modeled with an effective resistance ( $\mathrm{R}_{\text {eff }}$ ) of $40 \mathrm{k} \Omega$ for $\mathrm{f}_{\text {CLK }}=16 \mathrm{MHz}$. Note that the effective impedance of the reference inputs loads an external reference with a non-zero source impedance.


Figure 36. Input Multiplexer

## ADC INPUTS

The ADS1258 ADC inputs (ADCINP, ADCINN) measure the input signal using internal capacitors that are continuously charged and discharged. The left side of Figure 38 shows a simplified schematic of the ADC input circuitry; the right side of Figure 38 shows the input circuitry with the capacitors and switches replaced by an equivalent circuit. Figure 37 shows the ON/OFF timings of the switches shown in Figure 38. $\mathrm{S}_{1}$ switches close during the input sampling phase. With $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{A} 1}$ charges to ADCINP, $\mathrm{C}_{\mathrm{A} 2}$ charges to $\operatorname{ADCINN}$, and $\mathrm{C}_{\mathrm{B}}$ charges to (ADCINP - ADCINN). For the discharge phase, $\mathrm{S}_{1}$ opens first and then $\mathrm{S}_{2}$ closes. $\mathrm{C}_{\mathrm{A}_{1}}$ and $\mathrm{C}_{\mathrm{A} 2}$ discharge to approximately AVSS +1.3 V and $\mathrm{C}_{\mathrm{B}}$ discharges to 0 V . This two-phase sample/discharge cycle repeats with a period of $\mathrm{t}_{\text {SAMPLE }}=2 / \mathrm{f}_{\text {CLK }}$.
The charging of the input capacitors draws a transient current from the source driving the ADS1258 ADC inputs. The average value of this current can be used to calculate an effective impedance ( $\mathrm{R}_{\text {eff }}$ ) where $\mathrm{R}_{\text {eff }}=$ $\mathrm{V}_{\mathrm{IN}} / \mathrm{I}_{\text {average }}$. These impedances scale inversely with $\mathrm{f}_{\text {CLK }}$. For example, if $\mathrm{f}_{\text {GLK }}$ is reduced by a factor of two, the impedances double.

As with the multiplexer and reference inputs, ESD diodes protect the ADC inputs. To keep these diodes from turning on, make sure the voltages on the input pins do not go below AVSS by more than 100 mV , and likewise do not exceed AVDD by more than 100 mV .


Figure 37. $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ Switch Timing for Figure 38


NOTE: ESD input diodes not shown.


Figure 38. Simplified ADC Input Structure

## MASTER CLOCK ( $\mathbf{f}_{\mathrm{CLK}}$ )

The ADS1258 oversamples the analog input at a high rate. This requires a high-frequency master clock to be supplied to the converter. As shown in Figure 39, the clock comes from either an internal oscillator (with external crystal), or an external clock source.


Figure 39. Clock Generation Block Diagram
The CLKSEL pin determines the source of the system clock, as shown in Table 1. The CLKIO pin functions as an input or as an output. When the CLKSEL pin is set to ' 1 ', CLKIO is configured as an input to receive the master clock. When the CLKSEL pin is set to ' 0 ', the crystal oscillator generates the clock. The CLKIO pin can then be configured to output the master clock. When the clock output is not needed, it can be disabled to reduce device power consumption.

## Crystal Oscillator

An on-chip oscillator and Phase-Locked Loop (PLL) together with an external crystal can be used to generate the system clock. For this mode, tie the CLKSEL pin low. A 22 nF PLL filter capacitor, connected from the PLLCAP pin to the AVSS pin, is required. The internal clock of the PLL can be output to the CLKIO to drive other converters or controllers. If not used, disable the clock output to reduce device power consumption; see Table 1 for settings. The clock output is enabled by a register bit setting (default is ON). Figure 40 shows the oscillator connections. Place these components as close to the pins as possible to avoid interference and coupling. Do not connect XTAL1 or XTAL2 to any other logic. The oscillator start-up time may vary, depending on the crystal and ambient temperature. The user should verify the oscillator start-up time.


NOTE: (1) Parallel resonant type, $\mathrm{C}_{\mathrm{L}}=12.5 \mathrm{pF}, \mathrm{ESR}=35 \mathrm{k} \Omega$ (max). Place the crystal and load capacitors as close as possible to the device pins.

Figure 40. Crystal Oscillator Connection

Table 1. System Clock Source

| CLKSEL <br> PIN | CLOCK SOURCE | CLKENB <br> BIT | CLKIO FUNCTION |
| :---: | :---: | :---: | :---: |
| 0 | 32.768 kHz <br> Crystal Oscillator | 0 | Disabled <br> (internally grounded) |
| 0 | 32.768 kHz <br> Crystal Oscillator | 1 | Output (15.729 MHz) |
| 1 | External Clock Input | X | Input $(16 \mathrm{MHz})$ |

Table 2. Approved Crystal Vendors

| VENDOR | CRYSTAL PRODUCT |
| :---: | :--- |
| Epson | C-001R |
|  | MC-306 32.7680K-A0 |
|  | FC-135 32.7680KA-A0 |
| ECS | ECS-.327-12.5-17-TR |

## External Clock Input

When using an external clock to operate the device, apply the master clock to the CLKIO pin. For this mode, the CLKSEL pin is tied high. CLKIO then becomes an input, as shown in Figure 41.


Figure 41. External Clock Connection

Make sure to use a clock source clean from jitter or interference. Ringing or under/overshoot should be avoided. A $50 \Omega$ resistor in series with the CLKIO pin (placed close to the source) can often help.

## ADC

The ADC block of the ADS1258 is composed of two blocks: a modulator and a digital filter.

## Modulator

The modulator converts the analog input voltage into a Pulse Code Modulated (PCM) data stream. When the level of differential analog input (ADCINP ADCINN) is near the level of the reference voltage, the ' 1 ' density of the PCM data stream is at its highest. When the level of the differential analog input is near zero, the PCM ' 0 ' and ' 1 ' densities are nearly equal. The fourth-order modulator shifts the quantization noise to a high frequency (out of the passband) where the digital filter can easily remove it.
The modulator continuously chops the input, resulting in excellent offset and offset drift performance. It is important to note that offset or offset drift originating from the external circuitry is not removed by the modulator chopping. These errors can be effectively removed by using the external chopping feature of the ADS1258 (see the External Chopping section).

## Digital Filter

The programmable low-pass digital filter receives the modulator output and produces a high-resolution digital output. By adjusting the amount of filtering, tradeoffs can be made between resolution and data
rate-filter more for higher resolution, filter less for higher data rate. The filter is comprised of two sections, a fixed filter followed by a programmable filter. Figure 42 shows the block diagram of the filter. Data is supplied to the filter from the analog modulator at a rate of $\mathrm{f}_{\mathrm{CLK}} / 2$. The fixed filter is a fifth-order sinc filter with a decimation value of 64 that outputs data at a rate of $\mathrm{f}_{\mathrm{CLK}} / 128$. The second stage of the filter is a programmable averager (first-order sinc filter) with the number of averages set by the DRATE[1:0] bits.
The data rate depends upon the system clock frequency ( $\mathrm{f}_{\mathrm{CLK}}$ ) and the converter configuration. The data rate can be computed by Equation 2 or Equation 3:
Data Rate (Auto-Scan):
$f_{\text {CLK }}$
$128\left(4^{11 \mathrm{~b}-\mathrm{DR}}+4.265625+\mathrm{TD}\right) \times 2^{\text {CHOP }}$
Data Rate (Fixed-Channel Mode):


Where:
DR = DRATE[1:0] register bits (binary).
CHOP = Chop register bit.
TD = time delay value given in Table 5 from the DLY[2:0] register bits ( $128 / \mathrm{f}_{\text {CLK }}$ periods).


NOTE: (1) Data rate for Fixed-Channel Mode, Chop $=0$, Delay $=0$.

Figure 42. Block Diagram of Digital Filter

Table 3 shows a listing of the averaging and data rates for each of the four DRATE[1:0] register settings for the Auto-Scan and Fixed-Channel modes, with CHOP, DLY $=0$. Note that the data rate scales directly with $\mathrm{f}_{\text {cLK. }}$. For example, reducing $\mathrm{f}_{\text {CLK }}$ by $2 x$ reduces the maximum data rate by $2 x$.

## FREQUENCY RESPONSE

The low-pass digital filter sets the overall frequency response for the ADS1258. The filter response is the product of the responses of the fixed and programmable filter sections and is given by Equation 4:
$|H(f)|=\left|\mathrm{H}_{\text {sinc }}{ }^{5}(f)\right| \times\left|\mathrm{H}_{\text {Averager }}(f)\right|=$
$\left|\frac{\sin \left(\frac{128 \pi \times f}{f_{\text {CLK }}}\right)}{64 \times \sin \left(\frac{2 \pi \times f}{f_{\text {CLK }}}\right)}\right|^{5} \times\left|\frac{\sin \left(\frac{128 \pi \times \text { Num_Ave } \times f}{f_{\text {CLK }}}\right)}{\text { Num_Ave } \times \sin \left(\frac{128 \pi \times f}{f_{\text {CLK }}}\right)}\right|$
The digital filter attenuates noise on the modulator output including noise from within the ADS1258 and external noise present within the ADS1258 input signal. Adjusting the filtering by changing the number of averages used in the programmable filter changes the filter bandwidth. With a higher number of averages, the bandwidth is reduced and more noise is attenuated.

The low-pass filter has notches (or zeros) at the data output rate and multiples thereof. The sinc ${ }^{5}$ part of the filter produces wide notches at $\mathrm{f}_{\mathrm{CLK}} / 128$ and multiples thereof. At these frequencies, the filter has zero gain. Figure 43 shows the response with no post averaging. Note that in Auto-Scan mode, the data rate is reduced while retaining the same frequency response as in Fixed-Channel mode.
With programmable averaging, the wide notches produced by the sinc ${ }^{5}$ filter remain, but a number of narrow notches are superimposed in the response. The number of the superimposed notches is determined by the number of readings averaged (minus one).

Figure 44 shows the response with averaging set to 4 (DRATE[1:0] = 10). 4-reading, post-averaging produces three equally-spaced notches between each main notch of the sinc ${ }^{5}$ filter. The frequency response of DRATE[1:0] $=01$ and 00 follows a similar pattern, but with 15 and 63 equally-spaced notches between the main $\operatorname{sinc}^{5}$ notches, respectively.


Figure 43. Frequency Response, DRATE[1:0] = 11


Figure 44. Frequency Response, DRATE[1:0] = 10

Table 3. Data Rates ${ }^{(1)}$

| DRATE[1:0] | Num_Ave ${ }^{(2)}$ | DATA RATE AUTO-SCAN <br> MODE (SPS) | DATA RATE FIXED-CHANNEL <br> MODE (SPS) | -3dB BANDWIDTH <br> (Hz) |
| :---: | :---: | :---: | :---: | :---: |
| 11 | 1 | 23739 | 125000 | 25390 |
| 10 | 4 | 15123 | 31250 | 12402 |
| 01 | 16 | 6168 | 7813 | 3418 |
| 00 | 64 | 1831 | 1953 | 869 |

(1) $f_{\text {CLK }}=16 \mathrm{MHz}$, Chop $=0$, and Delay $=0$.
(2) Num_Ave is the number of averages performed by the digital filter second stage.
(3) In Auto-Scan mode, the data rate listed is for a single channel; the effective data rate for multiple channels (on a per-channel basis) is the value shown in Figure 43 and Figure 44 divided by the number of active channels in a scan loop.
www.ti.com

## ALIASING

The digital filter low-pass characteristic repeats at multiples of the modulator rate of $\mathrm{f}_{\mathrm{CLK}} / 2$. Figure 45 shows the response plotted out to 16 MHz at the data rate of 125 kSPS (Fixed-Channel mode). Notice how the responses near DC, 8 MHz , and 16 MHz are the same. The digital filter attenuates high-frequency noise on the ADS1258 inputs up to the frequency where the response repeats. However, noise or frequency components present on the analog input where the response repeats alias into the passband. For most applications, an anti-alias filter is recommended to remove the noise. A simple first-order input filter with a pole at 200 kHz provides -34 dB rejection at the first image frequency.


Figure 45. Frequency Response Out to 16 MHz
Referring to Figure 43 and Figure 44, frequencies present on the analog input above the Nyquist rate (sample rate/2) are first attenuated by the digital filter and then alias into the passband.

## SETTLING TIME

The design of the ADS1258 provides fully-settled data when scanning through the input channels in Auto-Scan mode. The DRDY flag asserts low when the data for each channel is ready. It may be necessary to use the automatic switch time delay feature to provide time for setting of the external buffer and associated components after channel switching. When the converter is started (START pin transitions high or Start Command) with stable inputs, the first converter output is fully settled. When applying asynchronous step inputs, the settling time is somewhat different. The step-input settling time diagrams (Figure 46 and Figure 47) show the converter step response with an asynchronous step
input. For most modes of operation, the analog input must be stable for one complete conversion cycle to provide settled data. In Fixed-Channel mode (DRATE[1:0] = 11), the input must be stable for five complete conversion cycles.


Figure 46. Asynchronous Step-Input Settling Time (DRATE[1:0] = 10, 01, 00)


Figure 47. Asynchronous Step-Input Settling Time (Fixed-Channel Mode, DRATE[1:0] = 11)

## NOISE PERFORMANCE

The ADS1258 offers outstanding noise performance that can be optimized by adjusting the data rate. As the averaging is increased by reducing the data rate, noise drops correspondingly. See Table 4 for Input-Referred Noise, Noise-Free Resolution, and Effective Number of Bits (ENOB). The noise performance of low-level signals can be improved substantially by using external gain. Note that when Chop $=1$, the data rate is reduced by $2 x$ and the noise is reduced by $1.4 x$.
ENOB is defined in Equation 5:
ENOB $=\frac{\ln (\text { FSR/RMS Noise })}{\ln (2)}$
where FSR is the full-scale range.
The data for the Noise-Free Resolution (bits) is calculated in the same way as ENOB, except peak-to-peak noise is used.
As seen in the illustration of Noise vs $\mathrm{V}_{\text {REF }}$ (Figure 10), the converter noise is relatively constant versus the reference voltage. Optimum signal-to-noise ratio of the converter is achieved by using higher reference voltages ( $\mathrm{V}_{\text {REF }}$ max $=\mathrm{AVDD}-$ AVSS).

Table 4. Noise Performance ${ }^{(1)}$

|  | DATA RATE <br> AUTO-SCAN MODE <br> (SPS) | DATA RATE <br> FIXED-CHANNEL <br> MODE <br> (SPS) | INPUT-REFERRED <br> NOISE <br> $\left(\mu V_{\text {RMS }}\right)$ | NOISE-FREE <br> RESOLUUTION <br> (Bits) | EFFECTIVE <br> NUMBER <br> OF BITS <br> (ENOB) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | 23739 | 125000 | 12 | 16.8 | 19.5 |
| 10 | 15123 | 31250 | 7.9 | 17.4 | 20.1 |
| 01 | 6168 | 7813 | 4.5 | 18.2 | 20.9 |
| 00 | 1831 | 1953 | 2.8 | 18.9 | 21.6 |

(1) $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$, Chop $=0$, Delay $=0$, Inputs shorted, and 2048 sample size.

Table 5. Effective Data Rates with Switch-Time Delay (Auto-Scan Mode) ${ }^{(1)}$

| DLY[2:0] | TIME DELAY <br> ( $128 / \mathrm{f}_{\text {CLK }}$ periods) | $\begin{aligned} & \text { TIME DELAY } \\ & (\mu \mathrm{S}) \end{aligned}$ | DRATE[1:0] = 11 | DRATE[1:0] = 10 | DRATE[1:0] = 01 | DRATE[1:0] = 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0 | 0 | 23739 | 15123 | 6168 | 1831 |
| 001 | 1 | 8 | 19950 | 13491 | 5878 | 1805 |
| 010 | 2 | 16 | 17204 | 12177 | 5614 | 1779 |
| 011 | 4 | 32 | 13491 | 10191 | 5151 | 1730 |
| 100 | 8 | 64 | 9423 | 7685 | 4422 | 1639 |
| 101 | 16 | 128 | 5878 | 5151 | 3447 | 1483 |
| 110 | 32 | 256 | 3354 | 3104 | 2392 | 1247 |
| 111 | 48 | 384 | 2347 | 2222 | 1831 | 1075 |

(1) Time delay and data rates scale with $\mathrm{f}_{\text {CLK }}$. If Chop $=1$, the data rates are half those shown. $\mathrm{f}_{\text {CLK }}=16 \mathrm{MHz}$, Auto-Scan Mode.

## EXTERNAL MULTIPLEXER LOOP

The external multiplexer loop consists of two differential multiplexer output pins and two differential ADC input pins. The user may use external components (buffering/filtering, single-ended to differential conversion, etc.), forming a signal conditioning loop. For best performance, the ADC input should be buffered and driven differentially.
To bypass the external multiplexer loop, connect the ADC input pins directly to the multiplexer output pins, or select internal bypass connection (BYPASS $=0$ of CONFIGO). Note that the multiplexer output pins are active regardless of the bypass setting.

## SWITCH TIME DELAY

When using the ADS1258 in the Auto-Scan mode, where the converter automatically switches from one channel to the next, the settling time of the external signal conditioning circuit becomes important. If the channel does not fully settle after the multiplexer channel is switched, the data may not be correct. The ADS1258 provides a switch time delay feature which automatically provides a delay after channel switching to allow the channel to settle before taking a reading. The amount of time delay required depends primarily on the settling time of the external signal conditioning. Additional consideration may be needed to account for the settling of the input source arising from the transient generated from channel switching.

Use of the switch time delay register reduces the effective channel data rate. Table 5 shows the actual data rates derived from Equation 2, when using the switch time delay feature.

When pulse converting, where one channel is converted with each START pin pulse or each pulse command, the application software may provide the required time delay between pulses. However, with Chop $=1$, the switch time delay feature may still be necessary to allow for settling.
In estimating the time delay that may be required, Table 6 lists the time delay-to-time constant ratio ( $\mathrm{t} / \mathrm{T}$ ) and the corresponding final settled data in \% and number of bits.

Table 6. Settling Time

| $\mathbf{t}_{\mathbf{\prime}} \mathbf{( 1 )}^{(\mathbf{1}}$ | FINAL SETTLING <br> $(\%)$ | FINAL SETTLING <br> (Bits) |
| :---: | :---: | :---: |
| 1 | 63 | 2 |
| 3 | 95 | 5 |
| 5 | 99.3 | 7 |
| 7 | 99.9 | 10 |
| 10 | 99.995 | 14 |
| 15 | 99.9999 | 20 |
| 17 | 99.999994 | 24 |

(1) Multiple time constants can be approximated by: $\left(\mathrm{T}_{1}{ }^{2}+\mathrm{T}_{2}{ }^{2}+\ldots\right)$.

## SENSOR BIAS

An integrated current source provides a means to bias an external sensor (for example, a diode junction); or, it verifies the integrity of a sensor or sensor connection. When the sensor fails to an open condition, the current sources drive the inputs of the converter to positive full-scale. The biasing is in the form of differential currents (programmable $1.5 \mu \mathrm{~A}$ or $24 \mu \mathrm{~A}$ ), connected to the output of the multiplexer.
Figure 48 shows a simplified diagram of ADS1258 input structure with the external sensor modeled as a resistance $R_{S}$ between two input pins. The two $80 \Omega$ series resistors, $\mathrm{R}_{\text {MUX }}$, model the ADS1258 internal resistances. $R_{L}$ represents the effective input resistance of the ADC input or external buffer. When the sensor bias is enabled, they source $I_{\text {SDC }}$ to one selected input pin (connected to the MUXOUTP channel) and sink I (cDC from the other selected input pin (connected to the MUXOUTN channel). The signal measured with the biasing enabled equals the total IR drop: $I_{\text {SDC }}\left[\left(2 R_{\text {Mux }}+R_{S}\right)\right.$ II $R_{\mathrm{L}}$. Note that when the sensor is a direct short (that is, $\mathrm{R}_{\mathrm{S}}=0$ ), there is still a small signal measured by the ADS1258 when the biasing is enabled: $I_{S D C}\left[2 R_{M U X}\right.$ II $\left.R_{L}\right]$.


Figure 48. Sensor Bias Structure

The current source is connected to the output of the multiplexer. For unselected channels, the current source is not connected. This configuration means that when a new channel is selected, the current source charges stray sensor capacitance, which may slow the rise of the sensor voltage. The automatic switch time delay feature can be used to apply an appropriate time delay before a conversion is started to provide fully settled data (see the Switch Time Delay section).
The time to charge the external capacitance is given in Equation 6:
$\frac{\mathrm{dV}}{\mathrm{dt}}=\frac{\mathrm{I}_{\mathrm{SDC}}}{\mathrm{C}}$
It is also important to note that the low impedance $(65 \mathrm{k} \Omega)$ of the direct ADC inputs or the impedance of the external signal conditioning loads the current sources. This low impedance limits the ability of the current source to pull the inputs to positive full-scale for open-channel detection.

## OPEN-SENSOR DETECTION

For open-sensor detection, set the biasing to either $1.5 \mu \mathrm{~A}$ or $24 \mu \mathrm{~A}$. Then select the channel and read the output code. When a sensor opens, the positive input is pulled to AVDD and the negative input is pulled to AVSS. Because of this configuration, the output code trends toward positive full-scale. Note that the interaction of the multiplexer resistance with the current source may lead to degradation in converter linearity. It is recommended to enable the current source only periodically to check for open inputs and discard the associated data.

## EXTERNAL DIODE BIASING

The current source can be used to bias external diodes for temperature sensing. Scan the appropriate channels with the current source set to $24 \mu \mathrm{~A}$. Re-scan the same channels with the current source set to $1.5 \mu \mathrm{~A}$. The difference in diode voltage readings resulting from the two bias currents is directly proportional to temperature.
Note that errors in current ratio, diode and cable resistance, or the non-ideality factor of the diode can lead to errors in temperature readings. These effects can be compensated by characterization or by calibrating the diode at known temperatures.

## EXTERNAL CHOPPING

The modulator of the ADS1258 incorporates a chopping front-end which removes offset errors, providing excellent offset and offset drift performance. However, offset and offset drift originating from external signal conditioning are not removed by the modulator. The ADS1258 has an additional chopping feature that removes external offset errors (CHOP = 1).

With external chopping enabled, the converter takes two readings in succession on the same channel. The first reading is taken with one polarity and the second reading is taken with the opposite polarity. The converter averages the two readings, canceling the offset, as shown in Figure 49. With chopping enabled, the effective reading is reduced to half of the nominal reading rate.


Figure 49. External Chopping
Note that since the inputs are reversed under control of the ADS1258, a delay time may be necessary to provide time for external signal conditioning to fully settle before the second phase of the reading sequence starts (see the Switch time Delay section).
External chopping can be used to significantly reduce total offset errors (to less than $10 \mu \mathrm{~V}$ ) and offset drift over temperature (to less than $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ). Note that chopping must be disabled $(\mathrm{CHOP}=0)$ to take the internal monitor readings.

## GPIO DIGITAL PORT (GPIOx)

The ADS1258 has eight dedicated pins for General-Purpose Digital I/O (GPIO). The digital I/O pins are individually configurable as either inputs or as outputs through the GPIOC (GPIO-Configure) register. The GPIOD (GPIO-Data) register controls the level of the pins. When reading the GPIOD register, the data returned is the level of the pins, whether they are programmed as inputs or outputs. As inputs, a write to the GPIOD has no effect. As outputs, a write to the GPIOD sets the output value.
During Standby and Power-Down modes, the GPIO remains active. If configured as inputs, they must be driven (do not float). If configured as outputs, they continue to drive the pins. The GPIO pins are set as inputs after power-on or after a reset. Figure 50 shows the GPIO port structure.


Figure 50. GPIO Port Pin

## POWER-DOWN INPUT (ㅍWDN)

The $\overline{\text { PWDN }}$ pin is used to control the power-down mode of the converter. In power-down mode, all internal circuitry is deactivated including the oscillator and the clock output. Hold PWDN low for at least two $\mathrm{f}_{\mathrm{CLK}}$ cycles to engage power-down. The register settings are retained during power-down. When the pin is returned high, the converter requires a wake-up time before readings can be taken, as shown in the Power-Up Timing section. Note that in power-down mode, the inputs of the ADS1258 must still be driven and the device continues to drive the outputs.

## POWER-UP TIMING

When powering up the device or taking the $\overline{\text { PWDN }}$ pin high to wake the device, a wake-up time is required before readings can be taken. When using the internal oscillator, the wake-up time is composed of the oscillator start-up time and the PLL lock time, and if the supplies are also being powered, there is a reset interval time of $2^{18} \mathrm{f}_{\text {CLK }}$ cycles. Note that CLKIO is not valid during the wake-up period, as shown in Figure 51.


Figure 51. Device Wake Time with Internal Oscillator

When using the device with an external clock, the wake-up time is $2 / \mathrm{f}_{\text {CLK }}$ periods when waking up with the PWDN pin and $2^{18} /$ flLK $_{\text {CL }}$ periods when powering the supplies, all after a valid CLKIO is applied, as shown in Figure 52.


Figure 52. Device Wake Time with External Clock
Table 7 summarizes the wake-up times using the internal oscillator and the external clock operations.

Table 7. Wake-Up Times

| CONDITION | $\mathbf{t}_{\text {WAKE }}$ <br> INTERNAL <br> OSCILLATOR |  |
| :---: | :---: | :---: |
| PWDN or CLKSEL | $\mathrm{t}_{\mathrm{OSC}}$ | t $_{\text {WAKE }}$ <br> EXTERNAL CLOCK |
| AVDD -AVSS | $\mathrm{t}_{\mathrm{OSC}}+2^{18} / \mathrm{f}_{\mathrm{CLK}}$ | $2 / \mathrm{f}_{\mathrm{CLK}}$ |
| $2^{18 / \mathrm{f}_{\mathrm{CLK}}}$ |  |  |

## POWER-UP SEQUENCE

The analog and digital supplies should be applied before any analog or digital input is driven. The power supplies may be sequenced in any order. The internal master reset signal is generated from the analog power supply (AVDD - AVSS), when the level reaches approximately 3.2 V . The power-up master reset signal is functionally the same as the Reset Command and the RESET input pin.

## Reset Input ( $\overline{\text { RESET }}$ )

When RESET is held low for at least two $\mathrm{f}_{\text {CLK }}$ cycles, all registers are reset to their default values and the digital filter is cleared. When RESET is released high, the device is ready to convert data.

## Clock Select Input (CLKSEL)

This pin selects the source of the system clock: the crystal oscillator or an external clock. Tie CLKSEL low to select the crystal oscillator. When using an external clock (applied to the CLKIO pin), tie CLKSEL high.

## Clock Input/Output (CLKIO)

This pin serves either as a clock output or clock input, depending on the state of the CLKSEL pin. When using an external clock, apply the clock to this pin and set the CLKSEL pin high. When using the internal oscillator, this pin has the option of providing a clock output. The CLKENB bit of register CONFIG0 enables the clock output (default is enabled).

## Start Input (START)

The START pin is an input that controls the ADC process. When the START pin is taken high, the converter starts converting the selected input channels. When the START pin is taken low, the conversion in progress runs to completion and the converter is stopped. The device then enters one of the two idle modes (see the Idle Modes section for more details). See the Conversion Control section for details of using the START pin.
(1) Wake-up times for the internal oscillator operation are typical and may vary depending on crystal characteristics and layout capacitance. The user should verify the oscillator start-up times ( $t_{\text {OSC }}=$ oscillator start-up time).

## Data Ready Output ( $\overline{\mathrm{DRDY}})$

The $\overline{\text { DRDY }}$ pin is an output that asserts low to indicate when new channel data is available to read (the previous conversion data is lost). DRDY returns high after the first falling edge of SCLK during a data read operation. If the data is not read (no SCLK pulses), DRDY remains low until new channel data is available once again. DRDY then pulses high, then low to indicate new data is available; see Figure 53.

$\overline{\text { DRDY }}$ is usually connected to an interrupt of a controller, DSP, or connected to a controller port pin for polling in a software loop. Channel data can be read without the use of DRDY. Read the data using the register format read and check the Status Byte when the NEW bit $=1$, which indicates new channel data.

## Output Data Scaling and Over-Range

The ADS1258 is scaled such that the output data code resulting from an input voltage equal to $\pm \mathrm{V}_{\text {REF }}$ has a margin of $6 . \overline{6} \%$ before clipping. This architecture allows operation of applied input signals at or near full-scale without overloading the converter.
Specifically, the device is calibrated so that:
$1 \mathrm{LSB}=\mathrm{V}_{\mathrm{REF}} / 780000 \mathrm{~h}$,
and the output clips when:
$\left|V_{\text {IN }}\right| \geq 1.0 \overline{6} \times V_{\text {REF }}$.
Table 8 summarizes the ideal output codes versus input signals.

Figure 53. $\overline{\mathrm{DRDY}}$ Timing (See Figure 2 for the DRDY Pulse)

Table 8. Ideal Output Code vs Input Signal

| INPUT SIGNAL $\mathrm{V}_{\text {IN }}$ (ADCINP - ADCINN) | IDEAL OUTPUT CODE ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: |
| $\geq+1.0 \overline{6} \mathrm{~V}_{\text {REF }}$ | 7FFFFFh | Maximum Positive Full-Scale Before Output Clipping |
| $+\mathrm{V}_{\text {REF }}$ | 780000h | $\mathrm{V}_{\text {IN }}=+\mathrm{V}_{\text {REF }}$ |
| $+1.0 \overline{6} \mathrm{~V}_{\text {REF }} /\left(2^{23}-1\right)$ | 000001h | +1LSB |
| 0 | 000000h | Bipolar Zero |
| $-1.0 \overline{6} \mathrm{~V}_{\text {REF }} /\left(2^{23}-1\right)$ | FFFFFFh | -1LSB |
| $-\mathrm{V}_{\text {REF }}$ | 87FFFFh | $\mathrm{V}_{\text {IN }}=-\mathrm{V}_{\text {REF }}$ |
| $\leq-1.0 \overline{6} \mathrm{~V}_{\text {REF }} \times\left(2^{23 / 2} 2^{23}-1\right)$ | 800000h | Maximum Negative Full-Scale Before Output Clipping |

(1) Excludes effects of noise, linearity, offset, and gain errors.

## INTERNAL SYSTEM READINGS

## Analog Power-Supply Reading (VCC)

The analog power-supply voltage of the ADS1258 can be monitored by reading the VCC register. The supply voltage is routed internal to the ADS1258 and is measured and scaled using an internal reference. The supply readback channel outputs the difference between AVDD and AVSS (AVDD - AVSS), for both single and dual configurations. Note that it is required to disable chopping $(\mathrm{CHOP}=0)$ prior to taking this reading.
The scale factor of Equation 7 converts the code value to volts:
Total Analog Supply Voltage (V) $=\frac{\text { Code }}{786432}$
When the power supply falls below the minimum specified operating voltage, the full operation of the ADS1258 cannot be ensured. Note that when the total analog supply voltage falls to below approximately 4.3 V the returned data is set to zero. The SUPPLY bit in the status byte is then set. The bit is cleared when the total supply voltage rises approximately 50 mV higher than the lower trip point.
The digital supply (DVDD) may be monitored by looping-back the supply voltage to an input channel. A resistor divider may be required for bipolar supply operation to reduce the DVDD level to within the range of the analog supply.

## Gain Reading (GAIN)

In this configuration, the external reference is connected both to the analog input and to the reference input of the ADC. The data from this register indicates the gain of the device.
The following scale factor (Equation 8) converts the code value to device gain:
Device Gain (V/V) $=\frac{\text { Code }}{7864320}$
To correct the device gain error, the user software can divide each converter data value by the device gain. Note that this corrects only for gain errors originating within the ADC; system gain errors because of an external gain stage error or because of reference errors are not compensated. Note that it is required to disable chopping $(\mathrm{CHOP}=0)$ also prior to taking this reading.

## Reference Reading (REF)

In this configuration, the external reference is connected to the analog input and an internal reference is connected to the reference of the ADC. The data from this register indicates the magnitude of the external reference voltage.

The scale factor of Equation 9 converts the code value to external reference voltage:
External Reference (V) $=\frac{\text { Code }}{786432}$
This readback function can be used to check for missing or an out-of-range reference. If the reference input pins are floating (not connected), internal biasing pulls them to the AVSS supply. This causes the output code to tend toward ' 0 '. Bypass capacitors connected to the external reference pins may slow the response of the pins when open. When reading this register immediately after power-on, verify that the reference has settled to ensure an accurate reading. Note that it is required to disable chopping $(\mathrm{CHOP}=0)$ prior to taking this reading.

## Temperature Reading (TEMP)

The ADS1258 contains an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density of $16 x$ of the other. The difference in current densities of the diodes yields a difference voltage that is proportional to absolute temperature.
As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks the PCB temperature closely. Note also that self-heating of the ADS1258 causes a higher reading than the temperature of the surrounding PCB. Note that it is required to disable chopping $(\mathrm{CHOP}=0)$ prior to taking this reading.
The scale factor of Equation 10 converts the temperature reading to ${ }^{\circ} \mathrm{C}$. Before using the equation, the temperature reading code must first be scaled to $\mu \mathrm{V}$.
Temperature $\left({ }^{\circ} \mathrm{C}\right)=\left(\frac{\text { Temp Reading }(\mu \mathrm{V})-168,000 \mu \mathrm{~V}}{\text { Temp Sensor Coefficient }}\right)+25^{\circ} \mathrm{C}$
Where Temp Sensor Coefficient $=563 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (if the ADS1258 and test PCB temperatures are forced together), or $394 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (if only the ADS1258 temperature is forced and the test PCB is in free-air).

## Offset Reading (OFFSET)

The differential output of the multiplexer is shorted together and set to a common-mode voltage of (AVDD - AVSS)/2. Ideally, the code from this register function is Oh, but varies because of the noise of the ADC and offsets stemming from the ADC and external signal conditioning. This register can be used to calibrate or track the offset of the ADS1258 and external signal conditioning. The chop feature of the ADC can automatically remove offset and offset drift from the external signal conditioning; see the External Chopping section.

## CONVERSION CONTROL

The conversions of the ADS1258 are controlled by the START pin. Conversions begin when the START pin is taken high and conversions are stopped when the START pin is taken low. For continuous conversions, tie the START pin high. The START pin can also be tied low and the conversions controlled by the PULSE convert command. The PULSE convert command converts one channel (only) for each command sent. In this way, channel conversions can be stepped without the need to toggle the START pin.

## START Pin

As shown in Figure 54, when the START pin is taken high, conversions start beginning with the current channel. The device continues to convert all of the programmed channels, in a continuous loop, until the START pin is taken low. When this occurs, the conversion in process completes, and the device enters the standby or sleep mode waiting for a new start condition. When DRDY asserts low, the conversion data is ready. Figure 56 shows the START pin to $\overline{\text { DRDY }}$ timing. The order in which channel data is converted is described in Table 10. When the last selected channel in the program list has been converted, the device continues conversions starting with the highest priority channel. If there is only one channel selected in the Auto-Scan mode, the converter remains fixed on one channel. A write operation to any of the multiplexer channel select registers sets the channel pointer to the highest priority channel (see Table 11). In Fixed-Channel mode, the channel pointer remains fixed.


Figure 54. Conversion Control, Auto-Scan Mode

## Pulse Convert Command

Figure 55 also shows the start of conversions with the rising edge of the START pin. If the START pin is taken high, and then low prior to completion of the conversion cycle ( 8 TcLK before DRDY asserts low), only the current channel is converted and the device enters the standby or sleep modes waiting for a new start condition. Figure 56 shows the START pin to DRDY timing. The same function of conversion control is possible using the Pulse Convert command (with the START pin low). In this operation, the data from one channel is converted with each Pulse Convert command. The Pulse convert command takes effect when the command byte is completely shifted in (eighth falling edge of SCLK). After conversion, if more than one channel is enabled (Auto-Scan mode), the converter indexes to the next selected channel after completing the conversion.


Figure 55. Pulse Conversion, Auto-Scan Mode


Figure 56. START Pin and $\overline{\text { DRDY }}$ Timing

## GPIO Linked START Pin Control

The START pin can be contolled directly by software by connecting externally a GPIO port pin to the START pin. (Note that an external pull-down resistor is recommended to keep the GPIO from floating until the GPIO is configured as an output). For this mode of control, the START pin is effectively controlled by writing to the GPIO Data Register (GPIOD), with the write operation setting or resetting the appropriate bit. The data takes effect on the eighth falling edge of the data byte write. The START pin can then be controlled by the serial interface.

## Initial Delay

As seen in Figure 57, when a start convert condition occurs, the first reading from ADS1258 is delayed for a number of clock cycles. This delay allows fully settled data to occur at the first data read. Data reads thereafter are available at the full data rate. The number of clock cycles delayed before the first reading is valid depends on the data rate setting, and whether exiting the Standby or Sleep Mode. Table 9 lists the delayed clock cycles versus data rate.


Figure 57. Start Condition to First Data

## OPERATING MODES

The operating modes of the ADS1258 are defined in three basic states: Converting Mode, Idle Mode, and Power-Down mode. In Converting mode, the device is actively converting channel data. The device power dissipation is the highest in this mode. This mode is divided into two sub-modes: Auto-Scan and Fixed-Channel.

The next mode is the Idle mode. In this mode, the device is not converting channel data. The device remains active, waiting for input to start conversions. The power consumption is reduced from that of the Converting mode. This mode also has two sub-modes: Standby and Sleep.
The last mode is Power-Down mode. In this mode, all functions of the converter are disabled to reduce power consumption to a minimum.

## CONVERTING MODES

The ADS1258 has two converting modes: Auto-Scan and Fixed-Channel. In Auto-Scan mode, the channels to be measured are pre-selected in the address register settings. When a convert condition is present, the converter automatically measures and sequences through the channels either in a continuous loop or pulse-step fashion, depending on the trigger condition.
In Fixed-Channel mode, the channel address is selected in the address register settings prior to acquiring channel data. When a convert condition is present, the device converts a single channel, either continuously or in pulse-step fashion, depending on the trigger condition. The data rate in this mode is higher than in Auto-Scan Mode since the input channels are not indexed for each reading.
The selection of converting modes is set with bit MUXMOD of register CONFIGO.

Table 9. Start Condition to $\overline{\text { DRDY }}$ Delay, Chop $=0, \operatorname{DLY}[2: 0]=000$

| DRATE[1:0] | INITIAL DELAY (Standby Mode) <br> ( $\mathbf{f}_{\text {CLK }}$ cycles) |  | INITIAL DELAY (Sleep Mode) <br> ( $\mathbf{f}_{\text {cLK } \text { cycles) }}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Fixed-Channel | Auto-Scan | Fixed-Channel | Auto-Scan |
|  | 802 | 708 | 866 | 772 |
| 10 | 1186 | 1092 | 1250 | 1156 |
| 01 | 2722 | 2628 | 2786 | 2692 |
| 00 | 8866 | 8772 | 8930 | 8836 |

## Auto-Scan Mode

The ADS1258 provides 16 analog inputs, which can be configured in combinations of eight differential inputs or 16 single-ended inputs, and provides an additional five internal system measurements. Taken together, the device allows a total of 29 possible channel combinations. The converter automatically scans and measures the selected channels, either in a continuous loop or pulse-step fashion, under the control of the START pin or Start command software. The channels are selected for measurement in registers MUXDIF, MUXSG0, MUXSG1, and SYSRED. When any of these registers are written, the internal channel pointer is set to the channel address with the highest priority (see Table 11).
$\overline{\mathrm{DRDY}}$ asserts low when the channel data is ready; see Figure 55 and Figure 54. At the same time, the converter indexes to the next selected channel and, if the START pin is high, starts a new channel conversion. Otherwise, if pulse converting, the device enters the Idle mode.
For example, if channels $3,4,7$, and 8 are selected for measurement in the list, the ADS1258 converts the channels in that order, skipping all other channels. After channel 8 is converted, the device starts over, beginning at the top of the channel list, channel 3.

The following guidelines can be used when selecting input channels for Auto-Scan measurement:

1. For differential measurements, adjacent input pins (AINO/AIN1, AIN2/AIN3, AIN4/AIN5, etc.) are pre-set as differential pairs. Even number channels from each pair represent the positive input to the ADC and odd number channels within a pair represent the negative input (for example, AINO/AIN1: AIN0 is the positive channel, AIN1 is the negative channel.)
2. For single-ended measurements use AINO through AIN15 as single-ended inputs and AINCOM is the shared common input among them. Note: AINCOM does not need to be at ground potential. For example, AINCOM can be tied to VREFP or VREFN; or any potential between (AVSS -100 mV ) and (AVDD +100 mV ).
3. Combinations of differential, single-ended inputs, and internal system registers can be used in a scan.

## Fixed-Channel Mode

In this mode, any of the 16 analog input channels (AINO-AIN15) can be selected for the positive ADC input and any analog input channels can be selected for the negative ADC input. New channel configurations must be selected by the MUXSCH
register prior to converting a different channel. Note that the AINCOM input and the internal system registers cannot be referenced in this mode.

## Idle Modes

When the START pin is taken low, the device completes the conversion of the current channel and then enters one of the Idle modes, Standby or Sleep. In the Standby mode, the internal biasing of the converter is reduced. This state provides the fastest wake-up response when re-entering the run state. In Sleep mode, the internal biasing is reduced further to provide lower power consumption than the Standby mode. This mode has a slower wake-up response when re-entering the Converting mode (see Table 9). Selection of these modes is set under bit IDLMOD of register CONFIG1.

## POWER-DOWN MODE

In power-down mode, both the analog and digital circuitry are completely disabled.

## SERIAL INTERFACE

The ADS1258 is operated via an SPI-compatible serial interface by writing data to the configuration registers, using commands to control the converter and finally reading back the channel data. The interface consists of four signals: $\overline{\mathrm{CS}}, \mathrm{SCLK}, \mathrm{DIN}$, and DOUT.

## Chip Select ( $\overline{\mathbf{C S}}$ )

$\overline{\mathrm{CS}}$ is an input that is used to select the device for serial communication. $\overline{C S}$ is active low. When $\overline{C S}$ is high, read or write commands in progress are aborted and the serial interface is reset. Additionally, DOUT tri-states and inputs on DIN are ignored. DRDY indicates when data is ready, independent of $\overline{\mathrm{CS}}$.
The converter may be operated using $\overline{\mathrm{CS}}$ to actively select and deselect the device, or with $\overline{\mathrm{CS}}$ tied low (always selected). $\overline{\mathrm{CS}}$ must stay low for the entire read or write operation. When operating with $\overline{\mathrm{CS}}$ tied low, the number of SCLK pulses must be carefully controlled to avoid false command transmission.

## Serial Clock (SCLK) Operation

The serial clock (SCLK) is an input which is used to clock data into (DIN) and out of (DOUT) the ADS1258. This input is a Schmitt-trigger input that has a high degree of noise immunity. However, it is recommended to keep SCLK as clean as possible to prevent glitches from inadvertently shifting the data. Data is shifted into DIN on the rising edge of SCLK and data is shifted out of DOUT on the falling edge of SCLK. If SCLK is held inactive for 4096 or $256 \mathrm{f}_{\text {CLK }}$ cycles (SPIRST bit of register CONFIGO), read or
www.ti.com
SBAS445D -MARCH 2009-REVISED MARCH 2011
write operations in progress will terminate and the SPI interface resets. This timeout feature can be used to recover lost communication when a serial interface transmission is interrupted or inadvertently glitched.

## Data Input (DIN) and Data Output (DOUT) Operation

The data input pin (DIN) is used to input data to the ADS1258. The data output pin (DOUT) is used to output data from the ADS1258. Data on DIN is shifted into the converter on the rising edge of SCLK while data is shifted out on DOUT on the falling edge of SCLK. DOUT is tri-stated when $\overline{\mathrm{CS}}$ is high to allow multiple devices to share the line.

## SPI Bus Sharing

The ADS1258 can be connected to a shared SPI bus. DOUT tri-states when $\overline{\mathrm{CS}}$ is deselected (high). When the ADS1258 is connected to a shared bus, data can be read only by the Channel Data Read command format.

## COMMUNICATION PROTOCOL

Communicating to the ADS1258 involves shifting data into the device (via the DIN pin) or shifting data out of the device (via the DOUT pin) under control of the SCLK input.

## Reading DATA

$\overline{\mathrm{DRDY}}$ goes low to indicate that new conversion data is ready. The data may be read via a direct data read (Channel Data Read Direct) or the data may be read in a register format (Channel Data Read Register). A direct data read requires the data to be read before the next occurrence of DRDY or the data will be corrupted. This type of data read requires synchronization with DRDY to avoid this conflict. When reading data in the register format, the data
may be read at any time without concern to $\overline{\text { DRDY. }}$ The NEW bit of the STATUS byte indicates that the data register has been refreshed with new converter data since the last read operation. The data is shifted out MSB first after the STATUS byte.
It should be noted that on system power-up, if the ADS1258 interface signals are floating or undefined, the interface could wake in an unknown state. This condition is remedied by resetting the interface in three ways: toggle the RESET pin low then high; toggle the $\overline{\mathrm{CS}}$ pin high then low; or hold SCLK inactive for $2^{18}+4096 f_{\text {CLK }}$ cycles.

## Channel Data Read Direct

Channel data can be accessed from the ADS1258 in two ways: Direct data read or data read with register format. With Direct read, the DIN input pin is held inactive (high or low) for at least the first three SCLK transitions. When the first three bits are 000 or 111, the device detects a direct data read and channel data is output. After the device defects this read format, commands are ignored until either $\overline{\mathrm{CS}}$ is toggled, an SPI timeout occurs or the device is reset. The Channel Data Read command does not have this requirement.
Concurrent with the first SCLK transition, channel data is output on the DOUT output pin. A total of 24 or 32 SCLK transitions complete the data read operation. The number of shifts depend on whether the status byte is enabled. The data must be completely shifted out before the next occurrence of DRDY or the remaining data will be corrupted. It is recommended to monitor DRDY to synchronize the start of the read operation to avoid data corruption. Before DRDY asserts low, the MSB of the Status byte or the MSB of the data is output on DOUT ( $\overline{\mathrm{CS}}={ }^{\prime} 0$ '), as shown in Figure 58. In this format, reading the data a second time within the same DRDY frame returns data $=0$.


Figure 58. Channel Data Read Direct (No Command)

## COMMAND DESCRIPTION

Commands may be sent to the ADS1258 with $\overline{\mathrm{CS}}$ tied low. However, after the Channel Data Read Direct operation, it is necessary to toggle $\overline{C S}$ or an SPI timeout must occur to reset the interface before sending a command.

## Channel Data Read Command

To read channel data in this mode (register format), the first three bits of the command byte to be shifted into the device are 001. The MUL bit must be set because this command is a multiple byte read. The remaining bits are don't care but still must be clocked to the device. During this time, ignore any data that appear on DOUT until the command completes. This data should be ignored. Beginning with the eighth

SCLK falling edge (command byte completed), the MSB of the channel data is restarted on DOUT. The user clocks the data on the following rising edge of SCLK. A total of 40 SCLK transitions complete the data read operation. Unlike the direct read mode, the channel data can be read during a $\overline{\text { DRDY }}$ transition without data corruption. This mode is recommended when DRDY is not used and the data is polled to detect for the occurrence of new data or when $\overline{\mathrm{CS}}$ is tied low to avoid the necessity for an SPI timeout that otherwise occurs when reading data directly. This option avoids conflicts with DRDY, as shown in Figure 59.


Figure 59. Register and Channel Data (Register Format) Read

## Register Read Command

To read register data, the first three bits of the command byte to be shifted into the device are 010. These bits are followed by the multiple register read bit (MUL). If MUL = '1', then multiple registers can be read in sequence beyond the desired register. If MUL = ' 0 ', only data from the addressed register can be read. The last four bits of the command word are the beginning register address bits. During this time, the invalid data may appear on DOUT until the command is completed. This data should be ignored. Beginning with the eighth falling edge of SCLK (command byte completed), the MSB of the register data is output on DOUT. The remaining eight SCLK transitions complete the read of a single register. If MUL = '1', the data from the next register can be read in sequence by supplying additional SCLKs. The operation terminates when the last register is accessed (address = 09h); see Figure 59.

## Register Write Command

To write register data, the first three bits of the command byte to be shifted into the device are 011. These bits are followed by the multiple register read bit (MUL). If MUL = ' 1 ', then multiple registers can be written in sequence beyond the desired register. If MUL = ' 0 ', only data to the addressed register can be written. The remaining four bits of the command word are the beginning register address bits. During this time, the invalid data may appear on DOUT until the command is completed. This data should be ignored.

Beginning with the eighth SCLK rising edge (command byte completed), the MSB of the data is shifted in. The remaining seven SCLK rising edges complete the write to a single register. If MUL = ' 1 ', the data to the next register can be written by supplying additional SCLKs. The operation terminates when the last register is accessed (address $=09 \mathrm{~h}$ ), as shown in Figure 60.

## CONTROL COMMANDS

## Pulse Convert Command

## (See Conversion Control section)

## Reset Command

The Reset command resets the ADC. All registers are reset to their default values. A conversion in process continues but is invalid when completed (DRDY low). This conversion data should be discarded. Note that the SPI interface may require reset for this command, or any command, to function. To ensure device reset under a possible locked SPI interface condition, do one of the following: 1) toggle $\overline{\mathrm{CS}}$ high then low and send the reset command; or 2) hold SCLK inactive for $256 /$ fcLK or $4096 /$ fcLK $_{\text {cL }}$ and send the reset command. The control commands are illustrated in Figure 61.


NOTE: (1) One or more bytes depending on MUL bit.
(2) After the prescribed number of registers are read, then one or more additional commands can be issued in succession.

Figure 60. Register Write Operation


Figure 61. Control Command Operation

## CHANNEL DATA

The data read operation outputs either four bytes (one byte for status and three bytes for data), or three bytes for data only. The selection of 4 -byte or 3-byte data read is set by the bit STAT in register CONFIGO (see Table 13, Status Byte, for options). In the 4-byte read, the first byte is the status byte and the following three bytes are the data bytes. The MSB (Data23) of the data is shifted out first.

Table 10. CHANNEL DATA FORMAT

| BYTE |  | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STATUS | NEW | OVF | SUPPLY | CHID4 | CHID3 | CHID2 | CHID1 | CHID0 |
| 2 | MSB | Data23 | Data22 | Data21 | Data20 | Data19 | Data18 | Data17 | Data16 |
| 3 | MSB-1 | Data15 | Data14 | Data13 | Data12 | Data11 | Data10 | Data9 | Data8 |
| 4 | LSB | Data7 | Data6 | Data5 | Data4 | Data3 | Data2 | Data1 | Data0 |

## STATUS BYTE

## BIT STATUS.7, NEW

The NEW bit is set when the results of a Channel Data Read Command returns new channel data. The bit remains set indefinitely until the channel data is read. When the channel data is read again before the converter updates with new data, the previous data is output and the NEW bit is cleared. If the channel data is not read before the next conversion update, the data from the previous conversion is lost. As shown in Figure 62, the NEW bit emulates the operation of the DRDY output pin. To emulate the function of the DRDY output pin in software, the user reads data at a rate faster than the converter's data rate. The user then polls the NEW bit to detect for new channel data.
$0=$ Channel data has not been updated since the last read operation.
$1=$ Channel data has been updated since the last read operation.


Figure 62. NEW Bit Operation

## BIT STATUS. 6 OVF

When this bit is set, this indicates the differential voltage applied to the ADC inputs have exceeded the range of the converter $\left|\mathrm{V}_{\text {IN }}\right|>1.0 \overline{6} \mathrm{~V}_{\text {REF }}$. During over-range, the output code of the converter clips to either positive FS $\left(\mathrm{V}_{\text {IN }} \geq 1.0 \overline{6} \times \mathrm{V}_{\text {REF }}\right)$ or negative $\mathrm{FS}\left(\mathrm{V}_{\mathbb{I N}} \leq-1.0 \overline{6} \times \mathrm{V}_{\text {REF }}\right)$. This bit, with the MSB of the data, can be used to detect positive or negative over-range conditions. Note that because of averaging incorporated within the digital filter, the absence of this bit does not assure that the modulator of the ADC has not saturated due to possible transient input overload conditions.

## BIT STATUS. 5 SUPPLY

This bit indicates that the analog power-supply voltage (AVDD - AVSS) is below a preset limit. The SUPPLY bit is set when the value falls below 4.3 V (typically) and is reset when the value rises 50 mV higher (typically) than the lower trip point. The output data of the ADC may not be valid under low power-supply conditions.

## BITS CHID[4:0] CHANNEL ID BITS

The Channel ID bits indicate the measurement channel of the acquired data. Note that for Fixed-Channel mode, the Channel ID bits are undefined. See Table 11 for the channel ID, the measurement priority, and the channel description for Auto-Scan Mode.

## BITS DATA[23:0] OF DATA BYTES

The ADC output data are 24 bits wide (DATA[23:0]). DATA23 is the most significant bit (MSB) and DATA0 is the least significant bit (LSB). The data is coded in binary twos complement format.

Table 11. Channel ID and Measurement Order (Auto-Scan Mode)

| BITS CHID[4:0] | PRIORITY | CHANNEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 00h | 1 (Highest) | DIFF0 (AINO-AIN1) | Differential 0 |
| 01h | 2 | DIFF1 (AIN2-AIN3) | Differential 1 |
| 02h | 3 | DIFF2 (AIN4-AIN5) | Differential 2 |
| 03h | 4 | DIFF3 (AIN6-AIN7) | Differential 3 |
| 04h | 5 | DIFF4 (AIN8- AIN9) | Differential 4 |
| 05h | 6 | DIFF5 (AIN10-AIN11) | Differential 5 |
| 06h | 7 | DIFF6 (AIN12-AIN13) | Differential 6 |
| 07h | 8 | DIFF7 (AIN14-AIN15) | Differential 7 |
| 08h | 9 | AIN0 | Single-Ended 0 |
| 09h | 10 | AIN1 | Single-Ended 1 |
| 0Ah | 11 | AIN2 | Single-Ended 2 |
| OBh | 12 | AIN3 | Single-Ended 3 |
| 0Ch | 13 | AIN4 | Single-Ended 4 |
| 0Dh | 14 | AIN5 | Single-Ended 5 |
| OEh | 15 | AIN6 | Single-Ended 6 |
| OFh | 16 | AIN7 | Single-Ended 7 |
| 10h | 17 | AIN8 | Single-Ended 8 |
| 11h | 18 | AIN9 | Single-Ended 9 |
| 12h | 19 | AIN10 | Single-Ended 10 |
| 13h | 20 | AlN11 | Single-Ended 11 |
| 14h | 21 | AIN12 | Single-Ended 12 |
| 15h | 22 | AIN13 | Single-Ended 13 |
| 16h | 23 | AIN14 | Single-Ended 14 |
| 17h | 24 | AIN15 | Single-Ended 15 |
| 18h | 25 | OFFSET | OFFSET |
| 1Ah | 26 | VCC | AVDD - AVSS Supplies |
| 1Bh | 27 | TEMP | Temperature |
| 1 Ch | 28 | GAIN | Gain |
| 1Dh | 29 (Lowest) | REF | External Reference |

## COMMAND AND REGISTER DEFINITIONS

Commands are used to read channel data, access the configuration registers, and control the conversion process. If the command is a register read or write operation, one or more data bytes follow the command byte. If bit $\mathrm{MUL}=1$ in the command byte, then multiple registers can be read or written in one command operation (see the MUL bit). Commands can be sent back-to-back without toggling $\overline{\mathrm{CS}}$; however, after a channel Data Read Direct operation, $\overline{\mathrm{CS}}$ must be toggled or an SPI timeout must occur before sending a command. The data read by command does not require $\overline{\mathrm{CS}}$ to be toggled.
The command byte consists of three fields: the Command Bits(C[2:0]), multiple register access bit (MUL), and the Register Address Bits (A[3:0]); see the Command Byte register.

Command Byte

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C2 | C1 | C0 | MUL | A3 | A2 | A1 | A0 |

## Bits C[2:0] - Command Bits

These bits code the command within the command byte.

| $\mathbf{C}[\mathbf{2 : 0} \mathbf{0}$ | DESCRIPTION |  |
| :---: | :--- | :---: |
| 000 | Channel Data Read Direct (no command) | Toggle $\overline{\mathrm{CS}}$ or allow SPI timeout before sending command |
| 001 | Channel Data Read Command (register format) | Set MUL = 1; status byte always included in data |
| 010 | Register Read Command |  |
| 011 | Register Write Command |  |
| 100 | Pulse Convert Command |  |
| 101 | Reserved |  |
| 110 | Reset Command |  |
| 111 | Channel Data Read Direct (no command) are don't care |  |

## Bit 4 MUL: Multiple Register Access

0 = Disable Multiple Register Access
1 = Enable Multiple Register Access
This bit enables the multiple register access. This option allows writing or reading more than one register in a single command operation. If only one register is to be read or written, set MUL $=$ ' 0 '. For multiple register access, set MUL = ' 1 '. The read or write operation begins at the addressed register. The ADS1258 automatically increments the register address for each register data byte subsequently read or written. The multiple register read or write operations complete after register address $=09 \mathrm{~h}$ (device ID register) has been accessed.
The multiple register access is terminated in one of three ways:

1. The user takes $\overline{\mathrm{CS}}$ high. This action resets the SPI interface.
2. The user holds SCLK inactive for $4096 \mathrm{f}_{\text {CLK }}$ cycles. This action resets the SPI interface.
3. Register address $=09 \mathrm{~h}$ has been accessed. This completes the command and the ADS1258 is then ready for a new command. Note for the Channel Data Read command, this bit must be set to read the four data bytes (one status byte and three data bytes).

## A[3:0] Register Address Bits

These bits are the register addresses for a register read or write operation; see Table 12.

## REGISTERS

Table 12. Register Map

| ADDRESS <br> Bits A[3:0] | REGISTER <br> NAME | DEFAULT <br> VALUE | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | CONFIG0 | 0Ah | 0 | SPIRST | MUXMOD | BYPAS | CLKENB | CHOP | STAT | 0 |
| 01h | CONFIG1 | 83 h | IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 |
| 02h | MUXSCH | 00 h | AINP3 | AINP2 | AINP1 | AINP0 | AINN3 | AINN2 | AINN1 | AINN0 |
| 03h | MUXDIF | 00 h | DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFF0 |
| 04h | MUXSG0 | FFh | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 |
| 05h | MUXSG1 | FFh | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 |
| 06 h | SYSRED | 00 h | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET |
| 07 h | GPIOC | FFh | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 |
| 08 h | GPIOD | 00 h | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 |
| 09 h | ID | 8Bh | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |

CONFIGO: CONFIGURATION REGISTER 0 (Address = 00h)

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | SPIRST | MUXMOD | BYPAS | CLKENB | CHOP | STAT | 0 |

Default $=0 \mathrm{Ah}$.
Bit 7 Must be 0 (default)
Bit 6 SPIRST SPI Interface Reset Timer
This bit sets the number of $\mathrm{f}_{\text {cLK }}$ cycles in which SCLK is inactive the SPI interface will reset. This places a lower limit on the frequency of SCLK in which to read or write data to the device. The SPI interface only is reset and not the device itself. When the SPI interface is reset, it is ready for a new command.
$0=$ Reset when SCLK inactive for $4096 f_{\text {CLK }}$ cycles $\left(256 \mu \mathrm{~s}, \mathrm{f}_{\text {CLK }}=16 \mathrm{MHz}\right.$ ) (default).
$1=$ Reset when SCLK inactive for $256 \mathrm{f}_{\mathrm{CLK}}$ cycles ( $16 \mu \mathrm{~s}, \mathrm{f}_{\mathrm{CLK}}=16 \mathrm{MHz}$ ).

## Bit 5 MUXMOD

This bit sets either the Auto-Scan or Fixed-Channel mode of operation.
0 = Auto-Scan Mode (default)
In Auto-Scan mode, the input channel selections are eight differential channels (DIFF0-DIFF7) and 16 single-ended channels (AIN0-AIN15). Additionally, five internal monitor readings can be selected. These selections are made in registers MUXDIF, MUXSG0, MUXSG1, and SYSRED. In this mode, settings in register MUXSCH have no effect. See the Auto-Scan Mode section for more details.
1 = Fixed-Channel Mode
In Fixed-Channel mode, any of the analog input channels may be selected for the positive measurement and the negative measurement channels. The inputs are selected in register MUXSCH. In this mode, registers MUXDIF, MUXSG0, MUXSG1, and SYSRED have no effect. Note that it is not possible to select the internal monitor readings in this mode.

## Bit 4 BYPAS

This bit selects either the internal or external connection from the multiplexer output to the ADC input. $0=$ ADC inputs use internal multiplexer connection (default).
1 = ADC inputs use external ADC inputs (ADCINP and ADCINN).
Note that the Temperature, $\mathrm{V}_{\mathrm{CC}}$, Gain, and Reference internal monitor readings automatically use the internal connection, regardless of the BYPAS setting. The Offset reading uses the setting of BYPAS.

## Bit 3 CLKENB

This bit enables the clock output on pin CLKIO. The clock output originates from the device crystal oscillator and PLL circuit.
$0=$ Clock output on CLKIO disabled.
1 = Clock output on CLKIO enabled (default).
Note: If the CLKSEL pin is set to ' 1 ', the CLKIO pin is a clock input only. In this case, setting this bit has no effect.

## Bit 2 CHOP

This bit enables the chopping feature on the external multiplexer loop.
$0=$ Chopping Disabled (default)
1 = Chopping Enabled
The chopping feature corrects for offset originating from components used in the external multiplexer loop; see the External Chopping section.
Note that for Internal System readings (Temperature, VCC, Gain, and Reference), the CHOP bit must be 0 .
Bit 1 STAT Status Byte Enable
When reading channel data from the ADS1258, a status byte is normally included with the conversion data. However, in some ADS1258 operating modes, the status byte can be disabled. Table 13, Status Byte, shows the modes of operation and the data read formats in which the status byte can be disabled.
0 = Status Byte Disabled
1 = Status Byte Enabled (default)
Table 13. Status Byte

| MODE | CHANNEL DATA <br> READ COMMAND | CHANNEL DATA <br> READ DIRECT |
| :---: | :---: | :---: |
| Auto-Scan | Always Enabled | Enabled/Disabled by STAT Bit |
| Fixed-Channel | Always Enabled (Byte is Undefined) | Always Disabled |

Bit $0 \quad$ Must be 0

## CONFIG1: CONFIGURATION REGISTER 1 (Address = 01h)

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 |

Default $=83 \mathrm{~h}$.

## Bit 7 IDLMOD

This bit selects the Idle mode when the device is not converting, Standby or Sleep. The Sleep mode offers lower power consumption but has a longer wake-up time to re-enter the run mode; see the Idle Modes section.
0 = Select Standby Mode
1 = Select Sleep Mode (default)
Bits DLY[2:0]
6-4 These bits set the amount of time the converter will delay after indexing to a new channel but before starting a new conversion. This value should be set large enough to allow for the full settling of external filtering or buffering circuits used between the MUXOUTP, MUXOUTN, and ADCINP, ADCINN pins; see the Switch Time Delay section. (default =000)
Bits $\operatorname{SBCS}[1: 0]$
3-2 These bits set the sensor bias current source.
$0=$ Sensor Bias Current Source Off (default)
$1=1.5 \mu \mathrm{~A}$ Source
$3=24 \mu \mathrm{~A}$ Source

## Bits DRATE[1:0]

1-0 These bits set the data rate of the converter. Slower reading rates yield increased resolution; see Table 4. The actual data rates shown in the table can be slower, depending on the use of Switch Time Delay or the Chop feature. See the Switch Time Delay section. The reading rate scales with the master clock frequency.

| DRATE[1:0] | DATA RATE <br> AUTO-SCAN MODE <br> (SPS) | DATA RATE <br> FIXED-CHANNEL MODE <br> (SPS) |
| :---: | :---: | :---: |
| 11 | 23739 | 125000 |
| 10 | 15123 | 31250 |
| 01 | 6168 | 7813 |
| 00 | 1831 | 1953 |

$$
\mathrm{f}_{\text {CLK }}=16 \mathrm{MHz} \text {, Chop }=0 \text {, Delay }=0 .
$$

MUXSCH: MULTIPLEXER FIXED-CHANNEL REGISTER (Address = 02h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AINP3 | AINP2 | AINP1 | AINP0 | AINN3 | AINN2 | AINN1 | AINNO |

Default $=00 h$.
This register selects the input channels of the multiplexer to be used for the Fixed-Channel mode. The MUXMOD bit in register CONFIG0 must be set to '1'. In this mode, bits AINN[3:0] select the analog input channel for the negative ADC input, and bits AINP[3:0] select the analog input channel for the positive ADC input. See the Fixed-Channel Mode section.

## MUXDIF: MULTIPLEXER DIFFERENTIAL INPUT SELECT REGISTER (Address = 03h)

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFF0 |

Default $=00 \mathrm{~h}$.

## MUXSGO: MULTIPLEXER SINGLE-ENDED INPUT SELECT REGISTER 0 (Address = 04h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 |

Default = FFh.

## MUXSG1: MULTIPLEXER SINGLE-ENDED INPUT SELECT REGISTER 1 (Address = 05h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 |

Default $=$ FFh.
SYSRED: SYSTEM READING SELECT REGISTER (Address = 06h)

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET |

Default $=00 \mathrm{~h}$.
These four registers select the input channels and the internal readings for measurement in Auto-Scan mode. For differential channel selections (DIFF0...DIFF7), adjacent input pins (AIN0/AIN1, AIN2/AIN3, etc.) are pre-set as differential inputs. All single-ended inputs are measured with respect to the AINCOM input. AINCOM may be set to any level within $\pm 100 \mathrm{mV}$ of the analog supply range. Channels not selected are skipped in the measurement sequence. Writing to any of these four registers resets the internal channel pointer to the channel with the highest priority (see Table 11). Note that the bits indicated as '0' must be set to 0 .
$0=$ Channel not selected within a reading sequence.
$1=$ Channel selected within a reading sequence.

# GPIOC: GPIO CONFIGURATION REGISTER (Address = 07h) 

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CIO 7 | CIO 6 | CIO 5 | CIO 4 | CIO 3 | CIO 2 | CIO 1 | CIO 0 |

Default $=$ FFh.
This register configures the GPIO pins as inputs or as outputs. Note that the default configurations of the port pins are inputs and as such they should not be left floating. See the GPIO Digital Port section.
$0=$ GPIO is an output; $1=$ GPIO is an input (default).

## CIO[7:0] GPIO Configuration

bit 7 CIO7, Digital I/O Configuration Bit for Pin GPIO7
bit 6 CIO6, Digital I/O Configuration Bit for Pin GPIO6
bit 5 CIO5, Digital I/O Configuration Bit for Pin GPIO5
bit 4 CIO4, Digital I/O Configuration Bit for Pin GPIO4
bit 3 CIO3, Digital I/O Configuration Bit for Pin GPIO3
bit 2 CIO2, Digital I/O Configuration Bit for Pin GPIO2
bit 1 CIO1, Digital I/O Configuration Bit for Pin GPIO1
bit $0 \quad \mathrm{CIOO}$, Digital I/O Configuration Bit for Pin GPIOO

## GPIOD: GPIO DATA REGISTER (Address = 08h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 |

Default $=00 \mathrm{~h}$.
This register is used to read and write data to the GPIO port pins. When reading this register, the data returned corresponds to the state of the GPIO external pins, whether they are programmed as inputs or as outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect. See the GPIO Digital Port section.
$0=$ GPIO is logic low (default); $1=$ GPIO is logic high.

## DIO[7:0] GPIO Data

bit 7 DIO7, Digital I/O Data bit for Pin GPIO7
bit 6 DIO6, Digital I/O Data bit for Pin GPIO6
bit 5 DIO5, Digital I/O Data bit for Pin GPIO5
bit 4 DIO4, Digital I/O Data bit for Pin GPIO4
bit 3 DIO3, Digital I/O Data bit for Pin GPIO3
bit 2 DIO2, Digital I/O Data bit for Pin GPIO2
bit 1 DIO1, Digital I/O Data bit for Pin GPIO1
bit 0 DIOO, Digital I/O Data bit for Pin GPIOO

## ID: DEVICE ID REGISTER (Address = 09h)

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |

Default $=8 \mathrm{Bh}$.
ID[7:0] ID Bits
Factory-programmed ID bits. Read-only.
Except for the ID4 bit, the ID byte can change at any time without notice.
ID4: 0= ADS1258, ADS1258-EP (24-Bit ADCs)
1 = ADS1158 (16-Bit ADC)

## APPLICATIONS

## HARDWARE CONSIDERATIONS

The following summarizes the design and layout considerations when using the ADS1258:
a. Power Supplies: The converter accepts a single +5 V supply (AVDD $=5 \mathrm{~V}$ and AVSS $=$ AGND) or dual, bipolar supplies (typically AVDD $=2.5 \mathrm{~V}$, AVSS $=-2.5 \mathrm{~V}$ ). Dual supply operation accommodates true bipolar input signals, within a $\pm 2.5-\mathrm{V}$ range. Note that the maximum negative input voltage to the multiplexer is limited to AVSS - 100 mV , and the maximum positive input voltage is limited to AVDD +100 mV . The range for the digital power supply (DVDD) is 2.7 V to 5.25 V . For all supplies, use a $10-\mu \mathrm{F}$ tantalum capacitor, bypassed with a $0.1-\mu \mathrm{F}$ ceramic capacitor, placed close to the device pins. Alternatively, a single $10-\mu \mathrm{F}$ ceramic capacitor can be used. The supplies should be relatively free from noise and should not be shared with devices that produce voltage spikes (such as relays, LED display drivers, etc.). If a switching power supply is used, the voltage ripple should be low (<2 mV). The analog and digital power supplies may be sequenced in any order.
b. Analog (Multiplexer) Inputs: The 16 -channel analog input multiplexer can accommodate 16 single-ended inputs, eight differential input pairs, or combinations of either. These options permit freedom in choosing the input channels. The channels do not have to be used consecutively. Unassigned channels are skipped by the device. In the Fixed-Channel mode, any of the analog inputs (AINO to AIN15) can be addressed for the positive input and for the negative input. The full-scale range of the device is $2.1 \overline{3} \mathrm{~V}_{\text {REF }}$, but the absolute analog input voltage is limited to 100 mV beyond the analog supply rails. Input signals exceeding the analog supply rails (for example, $\pm 10 \mathrm{~V}$ ) must be divided prior to the multiplexer inputs.
c. Input Overload Protection: Overdriving the multiplexer inputs may affect the conversions of other channels. In the case of input overload, external Schottky diode clamps and series resistor are recommended, as shown in Figure 61.


Figure 63. Input Overload Protection
d. ADC Inputs: The external multiplexer loop of the ADS1258 allows for the inclusion of signal conditioning between the output of the multiplexer and the input of the ADC. Typically, an amplifier is used to provide gain, buffering, and/or filtering to the input signal. For best performance, the ADC inputs should be driven differentially. A differential in/differential out or a single-ended-to-differential driver is recommended. If the driver uses higher supply voltages than the device itself (for example, $\pm 15 \mathrm{~V}$ ), attention should be paid to power-supply sequencing and potential over-voltage fault conditions. Protection resistors and/or external clamp diodes may be used to protect the ADC inputs. A $1-\mathrm{nF}$ or higher capacitor should be used directly across the ADC inputs.
e. Reference Inputs: It is recommended to use a $10-\mu \mathrm{F}$ tantalum with a $0.1-\mu \mathrm{F}$ ceramic capacitor directly across the reference pins, VREFP and VREFN. The reference inputs should be driven by a low-impedance source. For rated performance, the reference should have less than $3 \mu \mathrm{~V}_{\text {RMS }}$ broadband noise. For references with higher noise, external filtering may be necessary. Note that when exiting the sleep mode, the device begins to draw a small current through the reference pins. Under this condition, the transient response of the reference driver should be fast enough to settle completely before the first reading is taken, or simply discard the first several readings.
f. Clock Source: The ADS1258 requires a clock signal for operation. The clock can originate from either the crystal oscillator or from an external clock source. The internal oscillator uses a PLL circuit and an external $32.768-\mathrm{kHz}$ crystal to generate a $15.7-\mathrm{MHz}$ master clock. The PLL requires a $22-\mathrm{nF}$ capacitor from the PLLCAP pin to AVSS. The crystal and load capacitors should be placed close to the pins as possible and kept away from other traces with AC components. A buffered output of the $15.7-\mathrm{MHz}$ clock can be used to drive other converters or controllers. An external clock source can be used up to 16 MHz . For best performance, the clock of the SPI interface controller and the converter itself should be on the same domain. This configuration requires that the ratio of the SCLK to device clock must be limited to $1,1 / 2,1 / 4,1 / 8$, etc.
g. Digital Inputs: It is recommended to source terminate the digital inputs and outputs of the device with a $50-\Omega$ (typical) series resistor. The resistors should be placed close to the driving end of the source (output pins, oscillator, logic gates, DSP, etc). This placement helps to reduce the ringing and overshoot on the digital lines.
h. Hardware Pins: START, $\overline{\text { DRDY, }} \overline{\text { RESET, and }}$ PWDN. These pins allow direct pin control of the ADS1258. The equivalent of the START and DRDY pins is provided via commands through the SPI interface; these pins may be left unused. The device also has a RESET command. The PWDN pin places the ADC into very low-power state where the device is inactive.
i. SPI Interface: The ADS1258 has an SPI-compatible interface. This interface consists of four signal lines: SCLK, DIN, DOUT, and CS. When CS is high, the DIN input is ignored and the DOUT output tri-states. See Chip Select $\overline{C S}$
) for more details. The SPI
interface can be operated in a minimum configuration without the use of $\overline{C S}$ (tie $\overline{C S}$ low; see the Serial Interface and Communication Protocol sections).
j. GPIO: The ADS1258 has eight, userprogrammable digital I/O pins. These pins are controlled by register settings. The register setting is default to inputs. If these pins are not used, tie them high or low (do not float input pins) or configure them as outputs.
k. QFN Package: See Application Report SLUA271, QFN/SON PCB Attachment for PCB layout recommendations, available for download at www.ti.com. The exposed thermal pad of the ADS1258 should be connected electrically to AVSS.

## CONFIGURATION GUIDE

Configuration of the ADS1258 involves setting the configuration registers via the SPI interface. After the device is configured for operation, channel data is read from the device through the same SPI interface. The following is a suggested procedure for configuring the device:

1. Reset the SPI Interface: Before using the SPI interface, it may be necessary to recover the SPI interface. To reset the interface, set $\overline{\mathrm{CS}}$ high or disable SCLK for 4096 (256) fcLK cycles.
2. Stop the Converter: Set the START pin low to stop the converter. Although not necessary for configuration, this command stops the channel scanning sequence which then points to the first channel after configuration.
3. Reset the Converter: The reset pin can be pulsed low or a Reset command can be sent. Although not necessary for configuration, reset re-initializes the device into a known state.
4. Configure the Registers: The registers are configured by writing to them either sequentially or as a group. The user may configure the software in either mode. Any write to the Auto-Scan channel-select registers resets the channel pointer to the channel of highest priority.
5. Verify Register Data: The register data may be read back for verification of device communications.
6. Start the Converter: The converter can be started with the START pin or with a Pulse

Convert command sent through the interface.
7. Read Channel Data: The $\overline{\text { DRDY }}$ asserts low when data is ready. The channel data can be read at that time. If $\overline{\text { DRDY }}$ is not used, the updated channel data can be checked by reading the NEW bit in the status byte. The status byte also indicates the origin of the channel data. If the data for a given channel is not read before $\overline{\text { DRDY }}$ asserts low again, the data for that channel is lost and replaced with new channel data.

## DIGITAL INTERFACE CONNECTIONS

The ADS1258 SPI-compatible interface easily connects to a wide variety of microcontrollers and DSPs. Figure 64 shows the basic connection to TI's MSP430 family of low-power microcontrollers. Figure 65 shows the connection to microcontrollers with an SPI interface such as the 68 HC 11 family, or TI's MSC12xx family. Note that the MSC12xx includes a high-resolution ADC; the ADS1258 can be used to provide additional channels of measurement or add higher-speed connections. Finally, Figure 66 shows how to connect the ADS1258 to a TMS320x DSP.


Figure 64. Connection to MSP430 Microcontroller


Figure 65. Connection to Microcontrollers with an SPI Interface


Figure 66. Connection to a TMS320R2811 DSP

## GPIO Connections

The ADS1258 has eight general purpose input/output (GPIO) pins. Each pin can be configured as an input or an output. Note that pins configured as inputs should not float. The pins can be used to read key pads, drive LED indicator, etc., by reading and writing the GPIO data register (GPIOD). See Figure 67.


Figure 67. GPIO Connections

## ANALOG INPUT CONNECTIONS

Figure 68 shows the ADS1258 interfacing to high-level $\pm 10 \mathrm{~V}$ inputs, commonly used in industrial environments. In this case, bipolar power supplies are used, avoiding the need for input signal level-shifting otherwise required when a single supply is used. The input resistors serve both to reduce the level of the 10 V input signal to within the ADC range and also protect the inputs from inadvertent signal over-voltage up to 30 V . The external amplifiers convert the single-ended inputs to a fully differential output to drive the ADC inputs. Driving the inputs differentially maintains good linearity performance. The 2.2-nF capacitor at the ADC inputs is required to bypass the ADC sampling currents. The $2.5-\mathrm{V}$ reference, REF3125, is filtered and buffered to provide a low-noise reference input to the ADC. The chop feature of the ADC can be used to reduce offset and offset drift of the amplifiers.
For $\pm 1 \mathrm{~V}$ input signals, the input resistor divider can be removed and replaced with a series protection resistor. For $20-\mathrm{mA}$ input signals, the input resistor divider is replaced by a $50-\Omega$ resistor, connected from each input to AINCOM.

When using Auto-Scan mode to sequence through the channels, the switch time delay feature (programmable by registers) can be used to provide additional settling time of the external components.

Figure 69 illustrates the ADS1258 interfacing to multiple pressure sensors having a resistor bridge output. Each sensor is excited by the $5-\mathrm{V}$ single supply that also powers the ADS1258 and likewise is used as the ADS1258 reference input; the 6\% input overrange capability accommodates input levels at or above $\mathrm{V}_{\text {REF }}$. The ratiometric connection provides cancellation of excitation voltage drift and noise. For best performance, the $5-\mathrm{V}$ supply should be free from glitches or transients. The $5-\mathrm{V}$ supply input amplifiers (two OPA365s) form a differential input/differential output buffer with the gain set to 10 . The chop feature of the ADS1258 is used to reduce offset and offset drift to very low levels. The 2.2-nF capacitor at the ADC inputs is required to bypass the ADC sampling currents. The $47-\Omega$ resistors isolate the op-amp outputs from the filter capacitor.


Figure 68. Multichannel, $\pm 10 \mathrm{~V}$ Single-Ended Input, Bipolar Supply Operation


Figure 69. Bridge Input, Single-Supply Operation

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1258IPHPREP | ACTIVE | HTQFP | PHP | 48 | 1000 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | AD1258IEP | Samples |
| ADS1258MPHPTEP | ACTIVE | HTQFP | PHP | 48 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -55 to 125 | AD1258MEP | Samples |
| ADS1258MRTCTEP | ACTIVE | VQFN | RTC | 48 | 250 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -55 to 125 | 1258MEP | Samples |
| V62/09626-01XE | ACTIVE | VQFN | RTC | 48 | 250 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -55 to 125 | 1258MEP | Samples |
| V62/09626-01YE | ACTIVE | HTQFP | PHP | 48 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -55 to 125 | AD1258MEP | Samples |
| V62/09626-02XE | ACTIVE | HTQFP | PHP | 48 | 1000 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | AD1258IEP | Samples |
| V62/09626-02YE | ACTIVE | HTQFP | PHP | 48 | 1000 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | AD1258IEP | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Tl may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annul basis

OTHER QUALIFIED VERSIONS OF ADS1258-EP :

- Catalog: ADS1258

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1258IPHPREP | HTQFP | PHP | 48 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.5 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1258IPHPREP | HTQFP | PHP | 48 | 1000 | 350.0 | 350.0 | 43.0 |

## TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature ( ${ }^{\circ} \mathrm{C}$ ) | L (mm) | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mu \mathrm{~m}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | CL (mm) | $\begin{gathered} \text { CW } \\ (\mathrm{mm}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1258MPHPTEP | PHP | HTQFP | 48 | 250 | $10 \times 25$ | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |
| V62/09626-01YE | PHP | HTQFP | 48 | 250 | $10 \times 25$ | 150 | 315 | 135.9 | 7620 | 12.2 | 11.1 | 11.25 |

# GENERIC PACKAGE VIEW 

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.
5. Feature may not be present.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/sIma002) and SLMA004 (www.ti.com/lit/slma004).
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.


SOLDER PASTE EXAMPLE
EXPOSED PAD
100\% PRINTED SOLDER COVERAGE BY AREA SCALE:8X

| STENCIL <br> THICKNESS | SOLDER STENCIL <br> OPENING |
| :---: | :---: |
| 0.1 | $5.14 \times 5.14$ |
| 0.125 | $4.6 \times 4.6($ SHOWN $)$ |
| 0.150 | $4.2 \times 4.2$ |
| 0.175 | $3.89 \times 3.89$ |

NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.


Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

RTC (S-PVQFN-N48)


4205143/D 05/11
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) Package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

| RTC (S-PVQFN-N48) | PLASTIC QUAD FLATPACK NO-LEAD |
| :---: | :---: |
| THERMAL INFORMATION |  |
| This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). |  |
| For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com. |  |
| The exposed thermal pad dimensi | re shown in the following illustration. |



Bottom View
Exposed Thermal Pad Dimensions
4206337-2/H 01/11
NOTE: All linear dimensions are in millimeters
RTC (S-PVQFN-N48)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

