Programmable Voltage Source with Memory

FEATURES
- 10-BIT RESOLUTION
- RAIL-TO-RAIL OUTPUT
- ONBOARD NONVOLATILE MEMORY
- I_{OUT} 100mA
- LOW SUPPLY CURRENT: 900\mu A
- SUPPLY VOLTAGE: 7V to 18V
- DIGITAL SUPPLY: 2.0V to 5.5V
- INDUSTRY-STANDARD, TWO-WIRE INTERFACE
- HIGH ESD RATING: 2kV HBM, 500V CDM

APPLICATIONS
- LCD PANEL V_{COM} CALIBRATION
- LCD PANEL BRIGHTNESS AND CONTRAST CONTROL
- POTENTIOMETER REPLACEMENT
- MOTOR DRIVE
- PROGRAMMABLE POWER SUPPLY
- PROGRAMMABLE OFFSET ADJUSTMENT
- ACTUATOR CONTROL

DESCRIPTION
The BUF01900 and BUF01901 provide a programmable voltage output with 10-bit resolution. Programming of the output occurs through an industry-standard, two-wire serial interface. Once the correct V_{COM} voltage is established it can easily be stored into the integrated nonvolatile memory.

An initial output voltage and adjustment range can be set by an external resistor-divider. With its large output current capability (up to 100mA), the BUF01900 and BUF01901 are ideally suited as programmable V_{COM} calibrators in LCD panels.

The BUF01901 has the digital-to-analog converter (DAC) output brought out directly. It has a slightly lower cost than the BUF01900, and works very well with the integrated V_{COM} in traditional gamma buffers such as the BUFxx702, BUFxx703, BUFxx704 and BUF11705.

The BUF01900 and BUF01901 are both available in TSSOP-8 and 3mm x 3mm DFN-10 packages. The DFN-10 package (only 0.9mm in height) is especially well-suited for notebook computers. Both devices are specified from −40°C to +85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ABSOLUTE MAXIMUM RATINGS\(^{(1)}\)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage, ( V_S )</td>
<td>(+20) V</td>
</tr>
<tr>
<td>Supply Voltage, ( V_{SD} )</td>
<td>(+6) V</td>
</tr>
<tr>
<td>Signal Input Terminals, BIAS:</td>
<td>(-0.5) V to (+0.5) V</td>
</tr>
<tr>
<td>SCL, SDA, A0, A1: Voltage</td>
<td>(-0.5) V to (+6) V</td>
</tr>
<tr>
<td>Current</td>
<td>(\pm 10) mA</td>
</tr>
<tr>
<td>Output Short Circuit(^{2})</td>
<td>Continuous</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>(-40^\circ ) C to (+95^\circ ) C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>(-65^\circ ) C to (+150^\circ ) C</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>(+125^\circ ) C</td>
</tr>
<tr>
<td>ESD Rating:</td>
<td></td>
</tr>
<tr>
<td>Human Body Model (HBM)</td>
<td>(2000) V</td>
</tr>
<tr>
<td>Charged-Device Model (CDM)</td>
<td>(500) V</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

\(^{(2)}\) Short-circuit to ground.

**ORDERING INFORMATION\(^{(1)}\)**

<table>
<thead>
<tr>
<th>Product</th>
<th>Package-Lead</th>
<th>Package Designator</th>
<th>Package Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF01900</td>
<td>DFN-10</td>
<td>DRC</td>
<td>BOO</td>
</tr>
<tr>
<td>BUF01900</td>
<td>TSSOP-8</td>
<td>PW</td>
<td>F01900</td>
</tr>
<tr>
<td>BUF01901</td>
<td>DFN-10</td>
<td>DRC</td>
<td>BOP</td>
</tr>
<tr>
<td>BUF01901</td>
<td>TSSOP-8</td>
<td>PW</td>
<td>F01901</td>
</tr>
</tbody>
</table>

\(^{(1)}\) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

**PIN CONFIGURATIONS**

---

**Note:** NC = No connection

---
**ELECTRICAL CHARACTERISTICS**

**Boldface limits apply over the specified temperature range, \( T_A = -40^\circ\text{C} \) to +85°C.**

At \( T_A = +25^\circ\text{C} \), \( V_S = 18\text{V} \), \( V_SD = 5\text{V} \), \( R_L = 1.5\text{k}\Omega \) connected to ground, and \( C_L = 200\text{pF} \), unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>BUF01900, BUF01901</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ANALOG</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V\text{COM} ) Output Swing(1)</td>
<td>Sourcing 10mA, Code 1023</td>
<td>17.7</td>
</tr>
<tr>
<td></td>
<td>Sinking 10mA, Code 00</td>
<td>0.6</td>
</tr>
<tr>
<td></td>
<td>Sourcing 100mA, Code 1023</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>Sinking 100mA, Code 00</td>
<td>0.75</td>
</tr>
<tr>
<td>( V\text{COM} ) Output Reset and Power-Up Value(1)</td>
<td>No Load on ( V\text{BIAS}, V\text{COM} )</td>
<td>250</td>
</tr>
<tr>
<td>Nominal ( V\text{BIAS} ) Output Impedance</td>
<td>5</td>
<td>μA</td>
</tr>
<tr>
<td>Program to Out Delay</td>
<td>( tD )</td>
<td>1V &lt; ( V\text{COM} ) &lt; 17.7</td>
</tr>
<tr>
<td>Output Accuracy</td>
<td>( V\text{OUT} = \frac{V_S}{2}, \text{IOUT} = \pm 50\text{mA to} \pm 50\text{mA Step} )</td>
<td>0.5</td>
</tr>
<tr>
<td>( V\text{COM}(1) ) Offset</td>
<td>±5</td>
<td>±25</td>
</tr>
<tr>
<td>Offset Drift</td>
<td>5</td>
<td>μV/°C</td>
</tr>
<tr>
<td>Common-Mode Range</td>
<td>-25°C to +100°C</td>
<td>0.8 to 18</td>
</tr>
<tr>
<td>Common-Mode Rejection</td>
<td>CMR</td>
<td>0.8V &lt; ( V\text{IN} ) &lt; 17.9V</td>
</tr>
<tr>
<td>Slew Rate</td>
<td>5</td>
<td>V/µs</td>
</tr>
<tr>
<td>( V\text{BIAS} ) Integral Nonlinearity</td>
<td>INL</td>
<td>0.1</td>
</tr>
<tr>
<td>Differential Nonlinearity</td>
<td>DNL</td>
<td>0.1</td>
</tr>
<tr>
<td>Gain Error</td>
<td></td>
<td>0.1</td>
</tr>
<tr>
<td>Accuracy</td>
<td></td>
<td>20</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>ANALOG POWER SUPPLY</strong></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Range(2)</td>
<td>( V_S )</td>
<td>7</td>
</tr>
<tr>
<td>Total Analog Supply Current</td>
<td>( I_S )</td>
<td>0.9</td>
</tr>
<tr>
<td>over Temperature</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>DIGITAL</strong></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic 1 Input Voltage</td>
<td>( V_{IH} )</td>
<td>0.7 × ( V_SD )</td>
</tr>
<tr>
<td>Logic 0 Input Voltage</td>
<td>( V_{IL} )</td>
<td>0.15</td>
</tr>
<tr>
<td>Logic 0 Output Voltage</td>
<td>( V_{OL} )</td>
<td>±0.01</td>
</tr>
<tr>
<td>Input Leakage</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>( f_{CLK} )</td>
<td>Standard/Fast Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>High-Speed Mode</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>DIGITAL POWER SUPPLY</strong></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage Range</td>
<td>( V_SD )</td>
<td>2.0</td>
</tr>
<tr>
<td>Digital Supply Current(2)</td>
<td>( I_{SD} )</td>
<td>25</td>
</tr>
<tr>
<td>over Temperature</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>TEMPERATURE</strong></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Specified Temperature Range</td>
<td>Junction Temperature &lt; 125°C</td>
<td>-40</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>-40</td>
<td>+95</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65</td>
<td>+150</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( \thetaJA )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DFN-10</td>
</tr>
</tbody>
</table>

(1) BUF01900 only.
(2) Minimum analog supply voltage is 8.5V when programming OTP memory.
TYPICAL CHARACTERISTICS

At $T_A = +25^\circ$C, $V_S = 18V$, $V_{SD} = 5V$, $R_L = 1.5k\Omega$ connected to ground, and $C_L = 200pF$, unless otherwise noted.

Figure 1

Figure 2

Figure 3

Figure 4

Figure 5

Figure 6
TYPICAL CHARACTERISTICS (cont)
At $T_A = +25^\circ C$, $V_S = 18V$, $V_{SD} = 5V$, $R_L = 1.5k \Omega$ connected to ground, and $C_L = 200pF$, unless otherwise noted.

![V_{COM} BUFFER SLEW RATE](image1)

![BUFFER LARGE SIGNAL STEP RESPONSE](image2)

![LOAD REGULATION vs CAPACITANCE](image3)

![LOAD REGULATION vs CAPACITANCE](image4)

![LOAD REGULATION WITH 100\mu F CAPACITOR](image5)

![LOAD REGULATION WITH 10\mu F CAPACITOR](image6)
TYPICAL CHARACTERISTICS (cont)

At $T_A = +25^\circ C$, $V_S = 18V$, $V_{SD} = 5V$, $R_L = 1.5k\Omega$ connected to ground, and $C_L = 200pF$, unless otherwise noted.

Figure 13

LOAD REGULATION WITH 1$\mu$F CAPACITOR
($C = 1$ $\mu$F, $R_S = 0$, 100mV Res.)

Time (1$\mu$s/div)
APPLICATIONS INFORMATION

OVERVIEW

The BUF0190x family of products consists of a 10-bit digital-to-analog converter (DAC) that is programmed through an industry-standard two-wire interface. It contains on-chip nonvolatile memory that stores a specific DAC value that is read at power-up. The BUF0190x family consists of two devices: The BUF01900 contains a voltage buffer that is capable of driving high-current; the BUF01901 is a lower-cost version without the buffer. The BUF0190x is especially well-suited for V\text{COM} calibration in LCD panels; however, it can also be used in many other applications. Figure 14 shows the BUF01900 in a typical configuration.

BUF01900: ON-CHIP BUFFER

Unlike many programmable V\text{COM} calibrators on the market, the BUF01900 offers an integrated V\text{COM} buffer with high current output drive capability. The output is capable of delivering peak currents over 100mA to within 4V from the positive supply and to within 2V from the negative supply. Using this option is very cost-effective and convenient in systems that do not use multi-channel gamma buffers with integrated V\text{COM} drive. Figure 15 shows the BUF01900 in a typical configuration.

Figure 14. Typical Application Diagram

Figure 15. BUF01900 Typical Configuration
BUF01901: USING EXTERNAL V<sub>COM</sub> BUFFER

Many LCD panel modules use gamma buffers, such as TI's BUFxx704, BUFxx703, BUF11702 and the new BUF11705, that already include an integrated V<sub>COM</sub> driver. Some other LCD modules use more complicated compensation schemes that require an external high-speed V<sub>COM</sub> op amp. BUF01901 is optimized for lowest cost and is intended to be used with an external V<sub>COM</sub> buffer or op amp. Figure 16 illustrates a typical configuration of the BUF01901 with the BUF11705.

ON-CHIP NONVOLATILE MEMORY

The BUF0190x is optimized for the smallest die size available and consequently the lowest cost to support high volume production. The on-chip OTP (one-time-programmable) memory helps to achieve significant die size reduction over EEPROM memory technology. This reduction is partly because of the smaller area of the OTP memory cell, but also a result of the fact that an EEPROM requires a high programming voltage typically generated with an onboard charge pump. OTP memory technology does not require the higher programming voltage; consequently, no charge pump is needed, resulting in a smaller and lower-cost solution.

During production, the V<sub>COM</sub> voltage is typically adjusted only once. However, to allow for programming errors and rework, the BUF0190x supports a total of four write cycles to the OTP memory. This capacity means that the previously programmed code in the OTP can be overwritten a total of three times.

Figure 16. BUF01901 Typical Configuration
POWER-SUPPLY VOLTAGE
The BUF0190x can be powered using an analog supply voltage from 7V to 18V, and a digital supply from 2V to 5.5V. The digital supply must be applied prior to the analog supply to avoid excessive current and power consumption. During programming of the OTP, the analog power supply must be at least 8.5V.

BUFFER INPUT AND OUTPUT RANGE
The integrated buffer has a single p-channel input stage. The input range includes the positive supply and extends down to typically 0.8V above the negative supply (GND). In a typical LCD application, this is normally sufficient because the nominal V_{COM} level is often close to V_{dd}/2 and, therefore, fairly far away from either supply rail. In addition, the adjustment range is usually not much larger than 1V in either direction of the nominal V_{COM} voltage. In applications requiring a wider output swing, the output voltage to the buffer should be limited to approximately 0.8V above the negative power supply to keep the buffer input stage in its linear operating region. For lower input voltages, the output results might not be valid; however, they will also not lead to damage of the device.

The Rail-to-Rail output stage is designed to drive large peak currents greater than 100mA.

TWO-WIRE BUS OVERVIEW
The BUF0190x communicates through an industry-standard, two-wire interface to receive data in slave mode. This standard uses a two-wire, open-drain interface that supports multiple devices on a single bus. Bus lines are driven to a logic low level only. The device that initiates the communication is called a master, and the devices controlled by the master are slaves. The master generates the serial clock on the clock signal line (SCL), controls the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA) from a HIGH to LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an Acknowledge bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH will be interpreted as a START or STOP condition.

Once all data has been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH.

The BUF0190x can act only as a slave device; therefore, it never drives SCL. The SCL is only an input for the BUF0190x.

ADDRESSING THE BUF01900 AND BUF01901
The address of the BUF0190x in the TSSOP-8 package is \(111011x\), where \(x\) is the state of the A0 pin. When the A0 pin is LOW, the device acknowledges on address 76h. If the A0 pin is HIGH, the device acknowledges on address 77h. Table 1 summarizes device addresses.

<table>
<thead>
<tr>
<th>DEVICE/COMPONENT</th>
<th>ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TSSOP Package:</strong></td>
<td></td>
</tr>
<tr>
<td>A0 pin is LOW</td>
<td>1110110</td>
</tr>
<tr>
<td>(device will acknowledge on address 76h)</td>
<td></td>
</tr>
<tr>
<td>A0 pin is HIGH</td>
<td>1110111</td>
</tr>
<tr>
<td>(device will acknowledge on address 77h)</td>
<td></td>
</tr>
<tr>
<td><strong>DFN Package:</strong></td>
<td></td>
</tr>
<tr>
<td>A0 pin is LOW, A1 is LOW</td>
<td>1110100</td>
</tr>
<tr>
<td>(device will acknowledge on address 74h)</td>
<td></td>
</tr>
<tr>
<td>A0 pin is HIGH, A1 is LOW</td>
<td>1110101</td>
</tr>
<tr>
<td>(device will acknowledge on address 75h)</td>
<td></td>
</tr>
<tr>
<td>A0 pin is LOW, A1 is HIGH</td>
<td>1110110</td>
</tr>
<tr>
<td>(device will acknowledge on address 76h)</td>
<td></td>
</tr>
<tr>
<td>A0 pin is HIGH, A1 is HIGH</td>
<td>1110111</td>
</tr>
<tr>
<td>(device will acknowledge on address 77h)</td>
<td></td>
</tr>
</tbody>
</table>

The address of the BUF0190x in the DFN-10 package is \(11101yx\), where \(x\) is the state of the A0 pin and \(y\) is the state of the A1 pin. When the A0 and A1 pins are both LOW, the device acknowledges on address 74h. If the A0 is HIGH and A1 is LOW, the device acknowledges on address 75h. When the A0 is LOW, and A1 is HIGH, the device acknowledges on address 76h. If the A0 and A1 pins are both HIGH, the device address is 77h.

Other addresses are possible through a simple mask change. Contact your TI representative for ordering information and availability.
DATA RATES

The two-wire bus operates in one of three speed modes:
- Standard: allows a clock frequency of up to 100kHz;
- Fast: allows a clock frequency of up to 400kHz; and
- High-speed mode (or Hs mode): allows a clock frequency of up to 3.4MHz.

The BUF0190x is fully compatible with all three modes. No special action is required to use the device in Standard or Fast modes, but High-speed mode must be activated. To activate High-speed mode, send a special address byte of 00001xxx, with SCL \( \leq \) 400kHz, following the START condition; xxx are bits unique to the Hs-capable master, which can be any value. This byte is called the Hs master code. (Note that this is different from normal address bytes—the low bit does not indicate read/write status.) The BUF0190x will respond to the High-speed command regardless of the value of these last three bits. The BUF0190x does not acknowledge this byte; the communication protocol prohibits acknowledgment of the Hs master code. On receiving a master code, the BUF0190x switches on its Hs mode filters, and communicates at up to 3.4MHz.

Additional high-speed transfers may be initiated without resending the Hs mode byte by generating a repeat START without a STOP. The BUF0190x switches out of Hs mode with the next STOP condition.

GENERAL CALL RESET AND POWER-UP

The BUF0190x responds to a General Call Reset, which is an address byte of 00h (0000 0000) followed by a data byte of 06h (0000 0110). The BUF0190x acknowledges both bytes. Upon receiving a General Call Reset, the BUF0190x performs a full internal reset, as though it had been powered off and then on. It always acknowledges the General Call address byte of 00h (0000 0000), but does not acknowledge any General Call data bytes other than 06h (0000 0110).

The BUF0190x automatically performs a reset upon power-up. As part of the reset, the BUF0190x is configured for the output to change to the programmed OTP memory value, or to mid-scale, ‘1000000000’, if the OTP value has not been programmed. Table 2 provides a summary of command codes.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>General Call Reset</td>
<td>Address byte of 00h followed by a data byte of 06h.</td>
</tr>
<tr>
<td>High-Speed Mode</td>
<td>00001xxx, with SCL ( \leq ) 400kHz; where xxx are bits unique to the Hs-capable master. This byte is called the Hs master code.</td>
</tr>
</tbody>
</table>

Table 3. OTP Memory Status

<table>
<thead>
<tr>
<th>CODE</th>
<th>OTP PROGRAMMING STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>OTP has not been programmed.</td>
</tr>
<tr>
<td>0001</td>
<td>OPT has been programmed once.</td>
</tr>
<tr>
<td>0011</td>
<td>OTP has programmed twice.</td>
</tr>
<tr>
<td>0111</td>
<td>OPT has programmed three times.</td>
</tr>
<tr>
<td>1111</td>
<td>OTP has programmed all four times.</td>
</tr>
</tbody>
</table>

READ/WRITE OPERATIONS:

Read commands are performed by setting the read/write bit HIGH. Setting the read/write bit LOW performs a write transaction.

Figure 17 and Figure 18 show the timing diagrams for read and write operations.

Writing:

To write to the DAC register:
1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF01900/BUF01901 will acknowledge this byte.
3. Send two bytes of data for the DAC register. Begin by sending the most significant byte (bits D15—D8; only bits D9 and D8 are used, and D15—D13 must not be 010 or 001), followed by the least significant byte (bits D7—D0). The register is updated after receiving the second byte.
4. Send a STOP condition on the bus.

The BUF0190x acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the DAC output will not update.

Reading:

To read the register of the DAC:
1. Send a START condition on the bus.
2. Send the device address and read/write bit = HIGH. The BUF0190x will acknowledge this byte.
3. Receive two bytes of data. The first received byte is the most significant byte (bits D15—D8; only bits D9 and D8 have meaning, and bits D15—D12 will show the programming status of the OTP memory). See Table 3. The next byte is the least significant byte (bits D7—D0).
4. Acknowledge after receiving the first byte only.
5. Do not acknowledge the second byte of data or send a STOP condition on the bus.

Communication may be terminated by the master by sending a premature STOP or START condition on the bus, or by not sending the Acknowledge.
ACQUIRE OF OTP MEMORY
An acquire command updates the DAC output to the value stored in OTP memory. If the OTP memory has not been programmed, the DAC output code is ‘0000000000’.

Figure 19 shows the timing diagram for the acquire command.

Acquire Command
1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The device will acknowledge this byte.
3. Send the acquire command. Bits D7—D5 must be set to 001. Bits D4—D0 do not have meaning. This byte will be acknowledged.
4. Send a STOP condition on the bus.

Writing OTP Memory
The BUF0190x is able to write to the OTP memory a maximum of four times. Writing to the OTP memory a fourth time uses all available memory and disables the ability to perform additional writes (see table 3). A reset or acquire command updates the DAC output to the most recently written OTP memory value.

When programming the OTP memory, the analog supply voltage must be between 8.5V and 18V.

Write commands are performed by setting the read/write bit LOW.

To write to OTP memory:
1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF0190x acknowledges this byte.
3. Send two bytes of data for the OTP memory. Begin by sending the most significant byte first (bits D15—D8, of which only bits D9 and D8 are data bits, and bits D15—D13 must be 010), followed by the least significant byte (bits D7—D0). The register updates after receiving the second byte.
4. Send a STOP condition on the bus.

The BUF0190x acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified OTP register will not be updated. Writing an OTP register updates the DAC output voltage.

Programming timing is taken from the two-wire bus. Therefore, the master must provide correct timing on the bus to ensure data is successfully written into OTP memory. Figure 20 shows the timing requirements for timing when the OTP write supply and OTP write signal are active.
Write DAC Register. Write operation
Start Device address Write Ackn DAC MSbyte. D15 −D13 = '000'D12 −D10 have no meaning. Ackn
SCL
SDA_in A6 A5 A4 A3 A2 A1 A0 W Ackn D15 D14 D13 D12 D11 D10 D9 D8
Device_out A6 A5 A4 A3 A2 A1 A0 W Ackn D15 D14 D13 D12 D11 D10 D9 D8
The entire DAC Register D9 −D0
is updated in this moment.

Figure 17. Timing Diagram for Write DAC Register

Read DAC Register. Read operation
Start Device address Write Ackn DAC MSbyte. D15 −D12 show the program status. Ackn
SCL
SDA_in A6 A5 A4 A3 A2 A1 A0 R Ackn D15 D14 D13 D12 D11 D10 D9 D8
Device_out A6 A5 A4 A3 A2 A1 A0 R Ackn D15 D14 D13 D12 D11 D10 D9 D8
CODE OTP Programming Status
0000 OTP has not been programmed
0001 OTP has been programmed once
001 1 OTP has been programmed twice.
01 11 OTP has been programmed three times.
1 11 1 OTP has been programmed four times.
DAC LSbyte. No Ackn Stop

Figure 18. Timing Diagram for Read DAC Register
Acquire command. Write operation
Start Device address Write Ackn D15 −D13 must be '001'. D12 −D8 have no meaning. Ackn Stop
SCL SDA_in A 6 A5 A4 A3 A2 A1 A0 W Ackn D7 D6 D5 D4 D3 D2 D1 D0 Ackn
Device_out A6 A5 A4 A3 A2 A1 A0 W Ackn D15 D14 D13 D12 D11 D10 D9 D8 Ackn

DAC output is updated in this moment.

Figure 19. Timing Diagram for Acquire Command

Write supply active Write OTP memory. Write operation Write signal active
Start Device address Write Ackn DAC MSbyte. D15 −D13 must be 010. D12 −D10 have no meaning. Ackn DAC LSbyte. Ackn Stop
SCL SDA_in A 6 A5 A4 A3 A2 A1 A0 W Ackn D15 D14 D13 D12 D11 D10 D9 D8 Ackn D7 D6 D5 D4 D3 D2 D1 D0 Ackn
Device_out A6 A5 A4 A3 A2 A1 A0 W Ackn D15 D14 D13 D12 D11 D10 D9 D8 Ackn D7 D6 D5 D4 D3 D2 D1 D0 Ackn

The OTP Register D9 −D0 is updated in this moment.

\[ t_1 : >2 \, \mu s \text{ before falling edge of clock.} \]
\[ t_2 : \text{minimum 100} \, \mu s, \text{maximum 2ms.} \]

Figure 20. Timing Diagram for Write OTP Register
VCOM CALIBRATION

The BUF0190x provides a simple, time- and cost-efficient means to adjust the flicker performance of LCD panels either manually or automatically during the final stages of the LCD panel manufacturing process.

The 10-bit adjustment resolution of the BUF0190x exceeds the typical adjustment resolution of existing VCOM calibrators significantly. As with a traditional VCOM adjustment, which uses a mechanical potentiometer and a voltage divider for adjustment (see Figure 21), the BUF0190x uses an external voltage divider that is used to set the initial VCOM voltage as well as the adjustment range.

![Figure 21. Traditional VCOM Adjustment](image)

As Figure 22 shows, the 10-bit DAC acts as a Rail-to-Rail output voltage source with a nominal 250kΩ of output impedance. For example, at Code 000h, the lowest VCOM voltage is achieved since the 250kΩ impedance is now in parallel with R2, which lowers the impedance of the lower side of the voltage divider. Consequently, code 3FFh results in the highest adjustable VCOM voltage.

![Figure 22. Simplified Block Diagram for VCOM Adjustment using BUF0190x](image)

SELECTING THE ADJUSTMENT STEP SIZE

A maximum of 1024 adjustment steps can be realized with the BUF0190x, leading to very high adjustment resolution and very small step sizes. This flexibility can be advantageous during the panel development phase. In a practical production setting, however, this capability might lead to adjustment times that can be too long. A simple solution is to increase the step size between settings to more practical values for mass production. Limiting the number of adjustment steps between code 000h and code 3FFh to between 16 and 128 has been shown to typically yield acceptable adjustment results in the smallest amount of adjustment time.
EXTERNAL VOLTAGE DIVIDER RESISTOR SELECTION

The external resistive voltage-divider consisting of $R_1$ and $R_2$ (see Figure 16, Figure 17, and Figure 18) sets both the maximum value of the $V_{COM}$ adjustment range and the initial $V_{COM}$ voltage. Follow the steps below to calculate the correct values for $R_1$ and $R_2$.

**Step 1:** Choose the supply voltage, ($V_S$).

**Step 2:** Set the nominal $V_{COM}$ voltage. This voltage is the $V_{COM}$ voltage at which the unadjusted panel should be at power-on. The default power-up DAC code is midscale.

**Step 3:** Choose the $V_{COM}$ adjustment range. The adjustment range is the difference between the lowest and the highest desired $V_{COM}$ voltage. If the default power-up code is not overwritten by software at the beginning of the adjustment cycle, the adjustment range is symmetrical around the chosen nominal $V_{COM}$ voltage.

**Step 4:** Calculate the resistors based on the following formulas or simply download the Microsoft Excel™ calculator located in the product folder of BUF0190x available at www.ti.com.

$$ R_1 = \frac{250k\Omega \cdot \text{Adj\_range}}{V_{COM} - 0.5 \cdot (\text{Adj\_range})} \quad (1) $$

$$ R_2 = \frac{V_S}{V_{COM}} \left( \frac{1}{R_1} + \frac{1}{500k\Omega} \right) - \frac{1}{R_1} - \frac{1}{250k\Omega} \quad (2) $$

**CALCULATING THE $V_{COM}$ OUTPUT VOLTAGE**

With $R_1$ and $R_2$ properly set, $V_{BIAS}$ or $V_{COM}$ output voltage can be calculated for any digital code with the following formula:

$$ V_{COM} = \frac{250k\Omega \cdot R_2 \cdot V_S + R_1 \cdot R_2 \cdot V_S \cdot (\text{Code}/1023)}{R_1 \cdot R_2 + 250k\Omega \cdot (R_1 + R_2)} \quad (3) $$

**CALCULATING THE ADJUSTMENT RESOLUTION**

The resolution of the adjustment is a function of the step size. The resolution can be calculated by simply dividing the chosen adjustment range by the number of steps:

Resolution = Adj\_range/steps (example: 32 steps between code 0h and code 3FFh)

**DESIGN EXAMPLE**

**Step 1:** Supply Voltage is 10V.

**Step 2:** Nominal $V_{COM}$ is determined to be 4V.

**Step 3:** The desired total adjustment range is 1V. In the case of using the default power-up DAC code (midscale), the adjustment range for the $V_{COM}$ voltage will be from 3.5V to 4.5V.

**Step 4:** Calculation of $R_1$ and $R_2$

- $R_1 = 71.4k\Omega$ => choose closest 1% resistor (71.5kΩ)
- $R_2 = 45.5k\Omega$ => choose closest 1% resistor (45.3kΩ)

**Step 5:** Appropriate number of adjustment steps between code 00h and code 3FFh is determined to be 32. This value leads to a step size of 32 codes between adjustment points, which translates into approximately 31mV voltage difference between steps.

**MOTOR DRIVE CIRCUIT**

The BUF01900 can be used to drive small motors directly because of the large output drive capability (> 100mA), as illustrated in Figure 23.

![Figure 23. Motor Drive Circuit](image-url)
PROGRAMMABLE POWER SUPPLY

The BUF0190x integrated buffer amplifier can drive large capacitive loads (see Typical Characteristics) and greater than 100mA of output current, making it well-suited for programmable power supplies.

Note that the BUF01900 integrated buffer has an input range that only extends to about 0.8V above GND; therefore, the programmable power supply is not able to output voltages less than approximately 0.8V.

![Programmable Power Supply Circuit Diagram]

NOTE: (1) Optional — see Typical Characteristic curves Figure 10 through Figure 14 for load regulation performance.

QFN/DFN THERMALLY-ENHANCED PACKAGE

The BUF0190x uses the 10-lead DFN package, a thin, thermally-enhanced package designed to eliminate the use of bulky heat sinks and slugs traditionally used in thermal packages. The DFN package can be easily mounted using standard printed circuit board (PCB) assembly techniques. See QFN/SON PCB Attachment Application Note (SLUA271) available at www.ti.com.

The thermal resistance junction to ambient \( (R_{JA}) \) of the DFN package depends on the PCB layout. Using thermal vias and wide PCB traces improves thermal resistance. The thermal pad must be soldered to the PCB. The thermal pad on the bottom of the package should be connected to GND.

Soldering the exposed thermal pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.

Figure 24. Programmable Power Supply
### PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF01900AIDRCR</td>
<td>NRND</td>
<td>VSON</td>
<td>DRC</td>
<td>10</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>BOO</td>
<td></td>
</tr>
<tr>
<td>BUF01900AIDRCT</td>
<td>NRND</td>
<td>VSON</td>
<td>DRC</td>
<td>10</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>BOO</td>
<td></td>
</tr>
<tr>
<td>BUF01900AIPW</td>
<td>NRND</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>150</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>F01900</td>
<td></td>
</tr>
<tr>
<td>BUF01900AIPWR</td>
<td>NRND</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>F01900</td>
<td></td>
</tr>
</tbody>
</table>

1. The marketing status values are defined as follows:
   - **ACTIVE:** Product device recommended for new designs.
   - **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
   - **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
   - **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
   - **OBSOLETE:** TI has discontinued the production of the device.

2. **Eco Plan** - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.
   - **TBD:** The Pb-Free/Green conversion plan has not been defined.
   - **Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
   - **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
   - **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

3. **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

4. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

5. Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

6. **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

### REEL DIMENSIONS

- **Reel Diameter**
- **Reel Width (W1)**

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- **Q1**: Quadrant 1
- **Q2**: Quadrant 2
- **Q3**: Quadrant 3
- **Q4**: Quadrant 4

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF01900AIDRCR</td>
<td>VSON</td>
<td>DRC</td>
<td>10</td>
<td>3000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>BUF01900AIDRCT</td>
<td>VSON</td>
<td>DRC</td>
<td>10</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>BUF01900AIPWR</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
<td></td>
</tr>
</tbody>
</table>

---

[Visit www.ti.com for more information]
<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF01900AIDRCR</td>
<td>VSON</td>
<td>DRC</td>
<td>10</td>
<td>3000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>BUF01900AIDRCT</td>
<td>VSON</td>
<td>DRC</td>
<td>10</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>BUF01900AIPWR</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and/or implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET, TRADE NAME, TRADEMARK, PROPRIETARY RIGHT OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE, IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implants). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.