





SN54AC373, SN74AC373 SCAS540F - OCTOBER 1995 - REVISED FEBRUARY 2024

## SNx4AC373 Octal D-type Transparent Latches with 3-State Outputs

### 1 Features

Texas

Operation of 2V to 6V V<sub>CC</sub>

**INSTRUMENTS** 


- Inputs accept voltages to 6V •
- Max t<sub>pd</sub> of 9.5ns at 5V
- 3-state noninverting outputs drive bus lines directly
- Full parallel access for loading •

### 2 Description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Device Information										
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>							
	DB (SSOP, 20)	7.2mm x 7.8mm	7.2mm x 5.30mm							
	DW (SOIC, 20)	12.80mm x 10.3mm	12.80mm x 7.50mm							
SNx4AC373	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm x 6.35mm							
	NS (SOP, 20)	12.6mm x 7.8mm	12.6mm x 5.3mm							
	PW (TSSOP, 20)	6.50mm x 6.4mm	6.50mm x 4.40mm							

- For more information, see Section 10. (1)
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does (3) not include pins.



**To Seven Other Channels** 





## **Table of Contents**

1 Features 2 Description	1
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 Recommended Operating Conditions	4
4.3 Thermal Information	4
4.4 Electrical Characteristics	5
4.5 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V	5
4.6 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V	5
4.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	6
4.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	6
4.9 Operating Characteristics	6
5 Parameter Measurement Information	7
6 Detailed Description	8
6.1 Overview	

6.2 Functional Block Diagram	8
6.3 Device Functional Modes	
7 Application and Implementation	
7.1 Power Supply Recommendations	
7.2 Layout	
8 Device and Documentation Support	
8.1 Documentation Support	
8.2 Receiving Notification of Documentation Updates.	
8.3 Support Resources	
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	11



### **3 Pin Configuration and Functions**




Figure 3-2. SN54AC373 FK Package (Top View)

### Figure 3-1. SN54AC373 J or W Package; SN74AC373 DB, DW, N, NS, or PW Package (Top View)

	PIN			
NO.	SSOP, TVSOP, SOIC, SO, or TSSOP	VQFN	ТҮРЕ	DESCRIPTION
1	ŌĒ	ŌĒ	I	Output Enable
2	1Q	1Q	0	1Q Output
3	1D	1D	I	1D Input
4	2D	2D	I	2D Input
5	2Q	2Q	0	2Q Output
6	3Q	3Q	0	3Q Output
7	3D	3D	I	3D Input
8	4D	4D	I	4D Input
9	4Q	4Q	0	4Q Output
10	GND	GND		Ground Pin
11	LE	LE	I	Latch Enable
12	5Q	5Q	0	5Q Output
13	5D	5D	I	5D Input
14	6D	6D	I	6D Input
15	6Q	6Q	0	6Q Output
16	7Q	7Q	0	7Q Output
17	7D	7D	I	7D Input
18	8D	8D	I	8D Input
19	8Q	8Q	0	8Q Output
20	V <sub>CC</sub>	V <sub>CC</sub>	_	Power Pin
	_	Thermal Pad	_	Thermal Pad, normally tied to GND

#### Table 3-1. Pin Functions



## 4 Specifications

#### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>1</sup>	Input voltage range	Input voltage range		V <sub>CC</sub> + 0.5	V
V <sub>O</sub> <sup>1</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$(V_1 < 0 \text{ or } V_1 > V_{CC})$		±20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Ι <sub>Ο</sub>	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through $V_{CC}$ or	GND		±200	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 4.2 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			SN54AC	373	SN74AC		
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	6	2	6	V
		V <sub>CC</sub> = 3 V	2.1		2.1		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 3 V		0.9		0.9	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5V		1.35		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 3 V		-12		-12	
I <sub>ОН</sub>	High-level output current	V <sub>CC</sub> = 4.5 V		-24		-24	mA
		V <sub>CC</sub> = 5.5 V		-24		-24	
		V <sub>CC</sub> = 3 V		12		12	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V		24		24	mA
		V <sub>CC</sub> = 5.5 V		24		24	
Δt/Δv	Input transition rise or fall rate			8		8	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to for proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 4.3 Thermal Information

		:	SNx4AC373	3			
	THERMAL METRIC <sup>(1)</sup>	DB (SSOP)	DW (SOIC)	N	NS (SO)	PW (TSSOP)	UNIT
				20 PINS			
R <sub>0JA</sub> Juncti	on-to-ambient thermal resistance	70	101.2	69	60	126.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 4.4 Electrical Characteristics

DADAMETED	TEST CONDITIONS	V	Τ,	<sub>λ</sub> = 25°C		SN54A	C373	SN74AC373		UNIT		
PARAMETER	TEST CC	JNDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
	I <sub>OH</sub> = -50μA		4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4		V	
V <sub>OH</sub>	I <sub>OH</sub> = −12 mA		3 V	2.56			2.4		2.46		v	
	$1 - 24 m^{1}$		4.5 V	3.86			3.7		3.76			
	I <sub>OH</sub> = -24 mA		5.5 V	4.86			4.7		4.76			
	Ι <sub>ΟL</sub> = 50μΑ		3 V			0.1		0.1		0.1		
			4.5 V			0.1		0.1		0.1		
			5.5 V			0.1		0.1		0.1	V	
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA		3 V			0.36		0.5		0.44	v	
	1 - 24 mA					0.36		0.5		0.44		
	I <sub>OL</sub> = 24 mA		5.5 V			0.36		0.5		0.44		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		5.5 V			±0.1		±1		±1	μA	
I <sub>OZ</sub>	$V_0 = V_{CC}$ or GND		5.5 V			±0.25		±5		±2.5	μA	
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	5.5 V			4		80		40	μA	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	·	5 V		4.5						pF	

over recommended operating free-air temperature range (unless otherwise noted)

#### 4.5 Timing Requirements, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		T <sub>A</sub> = 25°C		SN54AC373		SN74AC373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>w</sub>	Pulse duration, LE high	5.5		6.5		6		ns
t <sub>su</sub>	Setup time, data before LE↓	5.5		6.5		6		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	1		1		1		ns

### 4.6 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		T <sub>A</sub> = 25°C		SN54	4AC373	SN74AC373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	4		5		4.5		ns
t <sub>su</sub>	Setup time, data before LE↓	4		5		4.5		ns
t <sub>h</sub>	Hold time, data after LE↓	1		1		1		ns



### 4.7 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	TO (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			SN54AC373		SN74AC373		UNIT
PARAMETER	10 (INPUT)	10 (001901)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	D	Q	1.5	10	13.5	1	16.5	1.5	15	20
t <sub>PHL</sub>	D	Q	1.5	9.5	13.0	1	16	1.5	14.5	ns
t <sub>PLH</sub>	LE	Q	1.5	10	13.5	1	16.5	1.5	15	ns
t <sub>PHL</sub>	LL		1.5	9.5	12.5	1	15	1.5	14	115
t <sub>PZH</sub>	ŌĒ	Q	1.5	9	11.5	1	14	1	13	20
t <sub>PZL</sub>	UL	Q	1.5	8.5	11.5	1	13.5	1	13	ns
t <sub>PHZ</sub>	ŌĒ	Q	1.5	10	12.5	1	16	1	14.5	nc
t <sub>PLZ</sub>	UL	Q	1.5	8	11.5	1	13	1	12.5	ns

### 4.8 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	TO (INPUT)	TO (OUTPUT)	$T_A = 25^{\circ}C$			SN54A	C373	SN74AC373		UNIT
FARAMETER	10 (111-01)	10 (001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	D	Q	1.5	7	9.5	1	11.5	1.5	10.5	ns
t <sub>PHL</sub>	D	Q	1.5	7	9.5	1	11.5	1.5	10.5	115
t <sub>PLH</sub>	LE	Q	1.5	7.5	9.5	1	12	1.5	10.5	ns
t <sub>PHL</sub>	LE		1.5	7	9.5	1	11	1.5	10.5	
t <sub>PZH</sub>	ŌĒ	Q	1.5	7	8.5	1	10.5	1	9.5	nc
t <sub>PZL</sub>	OL	Q	1.5	6.5	8.5	1	10	1	9.5	ns
t <sub>PHZ</sub>	ŌĒ	Q	1.5	8	11	1	13.5	1	12.5	nc
t <sub>PLZ</sub>	0E		1.5	6.5	8.5	1	10.5	1	10 ns	


#### 4.9 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	40	pF







**VOLTAGE WAVEFORMS** 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 5-1. Load	I Circuit and	Voltage	Waveforms
------------------	---------------	---------	-----------

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CC}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open

**VOLTAGE WAVEFORMS** 



### 6 Detailed Description

### 6.1 Overview


The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

For specified high-impedance state during power up or power down,  $\overline{OE}$  must be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 6.2 Functional Block Diagram



To Seven Other Channels

Figure 6-1. Logic Diagram (Positive Logic)

#### 6.3 Device Functional Modes

INPUTS	OUTPUT Q								
ŌĒ	D	OULLOL							
L	Н	н	Н						
L	Н	L	L						
L	L	Х	Q <sub>0</sub>						
Н	Х	Х	Z						

### Table 6-1. Function Table (Each Latch)



### 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Power Supply Recommendations

#### 7.2 Layout

#### 7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Layout Diagram are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 7.2.2 Layout Example




Figure 7-1. Layout example for the SNx4AC373



#### 8 Device and Documentation Support

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AC373	Click here	Click here	Click here	Click here	Click here
SN74AC373	Click here	Click here	Click here	Click here	Click here

#### Table 8-1. Related Links

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (August 2023) to Revision F (February 2024)	Page
•	Updated RθJA values: DW = 58 to 101.2, PW = 83 to 126.2, all values in °C/W	4
•	Added Application and Implementation section	9

#### Changes from Revision D (October 2003) to Revision E (August 2023)

Page

 Added Device Information table, Pin Functions table, Thermal Information table, Device Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1



### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87555012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87555012A SNJ54AC 373FK	Samples
5962-8755501RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501RA SNJ54AC373J	Samples
5962-8755501SA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501SA SNJ54AC373W	Samples
5962-8755501VSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501VS A SNV54AC373W	Samples
SN74AC373DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC373N	Samples
SN74AC373NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC373N	Samples
SN74AC373NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SNJ54AC373FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87555012A SNJ54AC 373FK	Samples
SNJ54AC373J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501RA SNJ54AC373J	Samples
SNJ54AC373W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501SA SNJ54AC373W	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AC373, SN54AC373-SP, SN74AC373 :

- Catalog : SN74AC373, SN54AC373
- Enhanced Product : SN74AC373-EP, SN74AC373-EP
- Military : SN54AC373
- Space : SN54AC373-SP

NOTE: Qualified Version Definitions:



- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC373DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AC373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AC373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AC373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Apr-2024



*All dimensions are nomina	al
----------------------------	----

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC373DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC373DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC373NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AC373PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AC373PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

24-Apr-2024

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-87555012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8755501SA	W	CFP	20	25	506.98	26.16	6220	NA
5962-8755501VSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AC373N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AC373NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AC373FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AC373W	W	CFP	20	25	506.98	26.16	6220	NA

# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated