

# 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER

Check for Samples: CDCP1803


#### **FEATURES**

- Distributes One Differential Clock Input to Three LVPECL Differential Clock Outputs
- Programmable Output Divider for Two LVPECL Outputs
- Low-Output Skew 15 ps (Typical)
- V<sub>CC</sub> Range 3 V–3.6 V
- Signaling Rate Up to 800-MHz LVPECL
- Differential Input Stage for Wide Common-Mode Range
- Provides VBB Bias Voltage Output for Single-Ended Input Signals
- Receiver Input Threshold ±75 mV
- 24-Terminal QFN Package (4 mm × 4 mm)
- Accepts Any Differential Signaling: LVDS, HSTL, CML, VML, SSTL-2, and Single-Ended: LVTTL/LVCMOS

#### **DESCRIPTION**


The CDCP1803 clock driver distributes one pair of differential clock inputs to three pairs of LVPECL differential clock outputs Y[2:0] and Y[2:0] with minimum skew for clock distribution. The CDCP1803 is specifically designed for driving  $50-\Omega$  transmission lines.

The CDCP1803 has three control terminals, S0, S1, and S2, to select different output mode settings; see Table 1 for details. The CDCP1803 is characterized for operation from -40°C to 85°C. For use in single-ended driver applications, the CDCP1803 also provides a VBB output terminal that can be directly connected to the unused input as a common-mode voltage reference.



(1) Thermal pad must be connected to V<sub>SS</sub>.

P0024-02



(1) Thermal pad must be connected to V<sub>SS</sub>.

P0025-02




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **FUNCTIONAL BLOCK DIAGRAM**





## **TERMINAL FUNCTIONS**

TER	MINAL	1/0	DECCRIPTION
NAME	NO.	I/O	DESCRIPTION
EN	1	l	ENABLE: Enables or disables all outputs simultaneously.
		(with 60-kΩ pullup)	EN = 1: outputs on according to S[2:0] settings EN = 0: outputs Y[2:0] off (high impedance) See Table 1 for details.
IN, ĪN	3, 4	l (differential)	Differential input clock. Input stage is sensitive and has a wide common-mode range. Therefore, almost any type of differential signal can drive this input (LVPECL, LVDS, CML, HSTL). Because the input is high-impedance, it is recommended to terminate the PCB transmission line before the input (e.g., with 100 $\Omega$ across input). Input can also be driven by a single-ended signal if the complementary input is tied to VBB. A more-advanced scheme for single-ended signals is given in the <i>Application Information</i> section near the end of this document.
			The inputs employ an ESD structure protecting the inputs in case of an input voltage exceeding the rails by more than $\sim 0.7$ V. Reverse biasing of the IC through these inputs is possible and must be prevented by limiting the input voltage $<$ V <sub>DD</sub> .
NC	12		No connect. Leave this terminal open or tie to ground.
S[2:0]	24, 19, 18	l (with 60-kΩ pullup)	Select mode of operation. Defines the output configuration of Y[2:0], see Table 1 for configuration.
VBB	6	0	Bias voltage output can be used to bias unused complementary input $\overline{\text{IN}}$ for single-ended input signals.
			The output voltage of VBB is $V_{\rm DD}$ – 1.3 V. When driving a load, the output current drive is limited to about 1.5 mA.
V <sub>DD</sub> PECL	2, 5	Supply	Supply voltage PECL input + internal logic
V <sub>DD</sub> [2:0]	8, 11, 14, 17, 20, 23	Supply	PECL output supply voltage for output Y[2:0]. Each output can be disabled by pulling the corresponding $V_{DD}x$ to GND.
			<b>CAUTION:</b> In this mode, no voltage from outside may be forced, because internal diodes could be forced in forward direction. Thus, it is recommended to disconnect the output if it is not being used.
V <sub>SS</sub>	7, 13	Supply	Device ground
Y[2:0] Y[2:0]	9, 15, 21 10, 16, 22	O (LVPECL)	LVPECL clock outputs. These outputs provide low-skew copies of IN or down-divided copies of clock IN based on selected mode of operation S[2:0]. If an output is unused, the output can simply be left open to save power and minimize noise impact to the remaining outputs.



#### **CONTROL TERMINAL SETTINGS**

The CDCP1803 has three control terminals (S0, S1, and S2) and an enable terminal (EN) to select different output mode settings.




Figure 1. Control Terminal Setting for Example



#### **Table 1. Selection Mode Table**

						LVPECL <sup>(1)</sup>	
MODE	EN	<b>S2</b>	S1	S0	Y0	Y1	Y2
0	0	х	х	х		Off (high-z)	
1	1	0	0	0	÷ 1	÷ 1	÷ 1
2	1	0	0	V <sub>DD</sub> /2	÷ 1	Off (high-z)	Off (high-z)
3	1	0	0	1	÷ 1	÷ 1	Off (high-z)
4	1	0	V <sub>DD</sub> /2	0	÷ 1	÷ 2	Off (high-z)
5	1	0	V <sub>DD</sub> /2	V <sub>DD</sub> /2	÷ 1	÷ 4	Off (high-z
6	1	0	V <sub>DD</sub> /2	1	÷ 1	÷ 8	Off (high-z
7	1	0	1	0	÷ 1	Off (high-z)	÷ 1
8	1	0	1	1	÷ 1	÷ 2	÷ 1
9	1	V <sub>DD</sub> /2	0	0	÷ 1	÷ 4	÷ 1
10	1	V <sub>DD</sub> /2	0	V <sub>DD</sub> /2	÷ 1	÷ 8	÷ 1
11	1	V <sub>DD</sub> /2	0	1	÷ 1	Off (high-z)	÷ 2
12	1	V <sub>DD</sub> /2	V <sub>DD</sub> /2	0	÷ 1	÷ 1	÷ 2
13	1	V <sub>DD</sub> /2	V <sub>DD</sub> /2	V <sub>DD</sub> /2	÷ 1	÷ 2	÷ 2
14	1	V <sub>DD</sub> /2	V <sub>DD</sub> /2	1	÷ 1	÷ 4	÷ 2
15	1	V <sub>DD</sub> /2	1	0	÷ 1	÷ 8	÷ 2
16	1	V <sub>DD</sub> /2	1	V <sub>DD</sub> /2	÷ 1	Off (high-z)	÷ 4
17	1	V <sub>DD</sub> /2	1	1	÷ 1	÷ 1	÷ 4
18	1	1	0	0	÷ 1	÷ 2	÷ 4
19	1	1	0	V <sub>DD</sub> /2	÷ 1	÷ 4	÷ 4
20	1	1	0	1	÷ 1	÷ 8	÷ 4
21	1	1	V <sub>DD</sub> /2	0	÷ 1	Off (high-z)	÷ 8
22	1	1	V <sub>DD</sub> /2	V <sub>DD</sub> /2	÷ 1	÷ 1	÷ 8
23	1	1	V <sub>DD</sub> /2	1	÷ 1	÷ 2	÷ 8
24	1	1	1	0	÷ 1	÷ 4	÷ 8
25	1	1	1	V <sub>DD</sub> /2	÷ 1	÷ 8	÷ 8
26	1	1	1	1	÷ 1	Off (high-z)	÷ 16
27	V <sub>DD</sub> /2	0	0	0	÷ 1	÷ 1	÷ 16
28	V <sub>DD</sub> /2	0	0	V <sub>DD</sub> /2	÷ 1	÷ 2	÷ 16
29	V <sub>DD</sub> /2	0	0	1	÷ 1	÷ 4	÷ 16
30	V <sub>DD</sub> /2	0	V <sub>DD</sub> /2	0	÷ 1	÷ 8	÷ 16
Rsv	V <sub>DD</sub> /2	1	V <sub>DD</sub> /2	1	Reserved	Reserved	Reserved
Rsv	V <sub>DD</sub> /2	1	1	0	N/A	Low	Low

<sup>(1)</sup> The LVPECL outputs are open-emitter stages. Thus, if the unused LVPECL outputs Y0, Y1, or Y2 are left unconnected, then the current consumption is minimized and noise impact to remaining outputs is neglectable. Also, each output can be individually disabled by connecting the corresponding V<sub>DD</sub> input to GND.

Copyright © 2003–2013, Texas Instruments Incorporated



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted)(1)

ī.,		221/1 221/
$V_{DD}$	Supply voltage	–0.3 V to 3.8 V
$V_{I}$	Input voltage	-0.2 V to (V <sub>DD</sub> + 0.2 V)
$V_{O}$	Output voltage	-0.2 V to (V <sub>DD</sub> + 0.2 V)
	Differential short-circuit current, Yn, Yn, I <sub>OSD</sub>	Continuous
	Electrostatic discharge (HBM 1.5 kΩ, 100 pF), ESD	>2000 V
	Moisture level 24-terminal QFN package (solder reflow temperature of 235°C) MSL	2
T <sub>stg</sub>	Storage temperature	−65°C to 150°C
$T_{J}$	Maximum junction temperature	125°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage	3	3.3	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

## LVPECL INPUT IN, IN

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clk</sub>	Input frequency		0		800	MHz
$V_{CM}$	High-level input common mode		1		$V_{DD} - 0.3$	V
\ /	Input voltage swing between IN and $\overline{\text{IN}}^{\ (1)}$		500		1300	\/
V <sub>IN</sub>	Input voltage swing between IN and $\overline{\text{IN}}^{\ (2)}$		125		1300	mV
I <sub>IN</sub>	Input current	$V_I = V_{DD}$ or 0 V			±10	μΑ
R <sub>IN</sub>	Input impedance		300			kΩ
Cı	Input capacitance at IN, IN			1		pF

<sup>(1)</sup> Is required to maintain ac specifications

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated

<sup>(2)</sup> Is required to maintain device functionality



## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

## LVPECL OUTPUT DRIVER Y[2:0], Y[2:0]

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clk</sub>	Output frequency, see Figure 3.		0		800	MHz
V <sub>OH</sub>	High-level output voltage	Termination with 50 $\Omega$ to $V_{DD}$ – 2 $V$	V <sub>DD</sub> – 1.18		V <sub>DD</sub> – 0.81	V
$V_{OL}$	Low-level output voltage	Termination with 50 $\Omega$ to $V_{DD}$ – 2 $V$	V <sub>DD</sub> – 1.98		V <sub>DD</sub> – 1.55	V
Vo	Output voltage swing between Y and $\overline{Y}$ , see Figure 3.	Termination with 50 $\Omega$ to $V_{DD}$ – 2 $V$	500			mV
I <sub>OZL</sub>	Outrot 2 state summer	V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V			5	
I <sub>OZH</sub>	Output 3-state current	$V_{DD} = 3.6 \text{ V}, V_{O} = V_{DD} - 0.8 \text{ V}$			10	μA
t <sub>r</sub> /t <sub>f</sub>	Rise and fall times	20% to 80% of V <sub>OUTPP</sub> , see Figure 7.	200		350	ps
t <sub>skpecl(o)</sub>	Output skew between any LVPECL output Y[2:0] and Y[2:0]	See Note A in Figure 6.		15	30	ps
t <sub>Duty</sub>	Output duty-cycle distortion <sup>(1)</sup>	Crossing point-to-crossing point distortion	-50		50	ps
t <sub>sk(pp)</sub>	Part-to-part skew	Any Y, see Note B in Figure 6.		50	300	ps
Co	Output capacitance	$V_O = V_{DD}$ or GND		1		pF
LOAD	Expected output load			50		Ω

<sup>(1)</sup> For an 800-MHz signal, the 50-ps error would result in a duty cycle distortion of ±4% when driven by an ideal clock input signal.

## LVPECL INPUT-TO-LVPECL OUTPUT PARAMETERS

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>pd(lh)</sub>	Propagation delay, rising edge	VOX to VOX	320	600	ps
t <sub>pd(hl)</sub>	Propagation delay, falling edge	VOX to VOX	320	600	ps
t <sub>sk(p)</sub>	LVPECL pulse skew	VOX to VOX, see Note C in Figure 6.		100	ps

## JITTER CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT			
JITTER CHARACTERISTICS								
Additive phase jitter from input to LVPECL output Y[2:0], see Figure	Additive phase jitter from input to	12 kHz to 20 MHz, f <sub>out</sub> = 250 MHz to 800 MHz, divide-by-1 mode		0.15				
	LVPECL output Y[2:0], see Figure 2.	50 kHz to 40 MHz, f <sub>out</sub> = 250 MHz to 800 MHz, divide-by-1 mode		0.25	ps rms			


Product Folder Links: CDCP1803



1.3

1.5

G002



#### SUPPLY CURRENT ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply current	Full load	All outputs enabled and terminated with 50 $\Omega$ to V <sub>DD</sub> – 2 V on LVPECL outputs, f = 800 MHz for LVPECL outputs, V <sub>DD</sub> = 3.3 V		140		
I <sub>DD</sub>		No load	Outputs enabled, no output load, f = 800 MHz for LVPECL outputs, $V_{DD}$ = 3.6 V			90	mA
	Supply current saving output stage disable		$f = 800 \text{ MHz}$ for LVPECL output, $V_{DD} = 3.3 \text{ V}$		10		
I <sub>DDZ</sub>	Supply current, 3-st	ate	All outputs in high-impedance state by control logic, f = 0 Hz, $V_{DD}$ = 3.6 V			0.5	mA






Figure 4.

#### **PACKAGE THERMAL RESISTANCE**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA-1}$	QFN-24 package thermal resistance <sup>(1)</sup>	4-layer JEDEC test board (JESD51-7), airflow = 0 ft/min		106.6		°C/W
R <sub>θJA-2</sub>	QFN-24 package thermal resistance with thermal vias in PCB <sup>(1)</sup>	4-layer JEDEC test board (JESD51-7) with four thermal vias of 22-mil diameter each, airflow = 0 ft/min		55.4		°C/W

<sup>(1)</sup> It is recommended to provide four thermal vias to connect the thermal pad of the package effectively with the PCB and ensure a good heat sink.

#### **Example:**

## Calculation of the junction-lead temperature with a 4-layer JEDEC test board using four thermal vias:

 $T_{Chassis} = 85$ °C (temperature of the chassis)

 $P_{\text{effective}} = I_{\text{max}} \times V_{\text{max}} = 90 \text{ mA} \times 3.6 \text{ V} = 324 \text{ mW}$  (max power consumption inside the package)

 $\theta T_{Junction} = \theta_{JA-2} \times P_{effective} = 55.45$ °C/W x 324 mW = 17.97°C

 $T_{Junction} = \theta T_{Junction} + T_{Chassis} = 17.97^{\circ}C + 85^{\circ}C = 103^{\circ}C$  (the maximum junction temperature of  $T_{die-max} = 125^{\circ}C$  is not violated)



## **CONTROL INPUT CHARACTERISTICS**

over recommended operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>su</sub>	Setup time, S0, S1, S2, and EN terminals before clock IN		25			ns
t <sub>h</sub>	Hold time, S0, S1, S2, and EN terminals after clock IN		0			ns
t <sub>(disable)</sub>	Time between latching the EN low transition and when all outputs are disabled (how much time is required until the outputs turn off)			10		ns
t <sub>(enable)</sub>	Time between latching the EN low-to-high transition and when outputs are enabled based on control settings (how much time passes before the outputs carry valid signals)			1		μs
Rpullup	Internal pullup resistor on S[2:0] and EN input		42	60	78	kΩ
V <sub>IH(H)</sub>	Three-level input high, S0, S1, S2, and EN terminals <sup>(1)</sup>		0.9 V <sub>DD</sub>			V
$V_{IL(L)}$	Three-level low, S0, S1, S2, and EN terminals				0.1 V <sub>DD</sub>	V
I <sub>IH</sub>	land conset CO CA CO and EN terminals	$V_I = V_{DD}$			<b>–</b> 5	μΑ
I <sub>IL</sub>	Input current, S0, S1, S2, and EN terminals	$V_I = GND$	38		85	μA

<sup>(1)</sup> Leaving this terminal floating automatically pulls the logic level high to  $V_{DD}$  through an internal pullup resistor of 60 k $\Omega$ .

#### **BIAS VOLTAGE VBB**

over operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBB	Output reference voltage	$V_{DD} = 3 V - 3.6 V$ , $I_{BB} = -0.2 \text{ mA}$	V <sub>DD</sub> – 1.4	•	V <sub>DD</sub> – 1.2	V





Figure 5.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew ,  $t_{sk(o)}$ , is calculated as the greater of:

- The difference between the fastest and the slowest  $t_{pd(LH)n}$  (n = 0...2)
- The difference between the fastest and the slowest  $t_{pd(HL)n}^{pa(HL)n}$  (n = 0...2)
- B. Part-to-part skew , t<sub>sk(pp)</sub>, is calculated as the greater of:

  The difference between the fastest and the slowest t<sub>pd(LH)n</sub> ( (n = 0...2 for LVPECL across multiple devices
  - The difference between the fastest and the slowest  $t_{pd(HL)n}$  ( (n = 0...2 for LVPECL across multiple devices
- C. Pulseskew ,  $t_{sk(p)}$  is calculated as the magnitude of the absolute time difference between the high-to-low ( $t_{pd(HL)}$ ) and the low-to-high  $(t_{pd(LH}))$  propagation delays when a single switching input causes one or more outputs to switch,  $t_{sk(p)} = |t_{pd(LH)} - t_{pd(LH)}|$ . Pulse skew is sometimes referred to as pulse width distortion or duty cycle skew

T0067-02

Figure 6. Waveforms for Calculation of  $t_{sk(o)}$  and  $t_{sk(pp)}$ 




Figure 7. LVPECL Differential Output Voltage and Rise/Fall Time

## PCB DESIGN FOR THERMAL FUNCTIONALITY

It is recommended to take special care of the PCB design for good thermal flow from the QFN 24-terminal package to the PCB.

Due to the three LVPECL outputs, the current consumption of the CDCP1803 is fixed.

JEDEC JESD51-7 specifies thermal conductivity for standard PCB boards.

Copyright © 2003-2013, Texas Instruments Incorporated



## PARAMETER MEASUREMENT INFORMATION (continued)

Modeling the CDCP1803 with a standard 4-layer JEDEC board results in a 59.5°C maximum temperature with R<sub>θJA</sub> of 106.62°C/W for 25°C ambient temperature.

When deploying four thermal vias (one per quadrant), the thermal flow improves significantly, yielding 42.9°C maximum temperature with  $R_{\theta JA}$  of 55.4°C/W for 25°C ambient temperature.

To ensure sufficient thermal flow, it is recommended to design with four thermal vias in applications enabling all four outputs at once.




Figure 8. Recommended Thermal Via Placement

See the Quad Flatpack No-Lead Logic Packages (SCBA017) and QFN/SON PCB Attachment (SLUA271) application reports for further package-related information.

Product Folder Links: CDCP1803



#### **APPLICATION INFORMATION**

#### LVPECL RECEIVER INPUT TERMINATION

The input of the CDCP1803 has a high impedance and comes with a large common-mode voltage range.

For optimized noise performance, it is recommended to properly terminate the PCB trace (transmission line). If a differential signal drives the CDCP1803, then a  $100-\Omega$  termination resistor is recommended to be placed as close as possible across the input terminals. An even better approach is to install  $2 \times 50-\Omega$  resistors, with the center tap connected to a capacitor (C) to terminate odd-mode noise and make up for transmission line mismatches. The VBB output can also be connected to the center tap to bias the input signal to  $(V_{DD}-1.3 \text{ V})$  (see Figure 9).




Figure 9. Recommended AC-Coupling LVPECL Receiver Input Termination





Figure 10. Recommended DC-Coupling LVPECL Receiver Input Termination

The CDCP1803 can also be driven by single-ended signals. Typically, the input signal becomes connected to one input, while the complementary input must be properly biased to the center voltage of the incoming input signal. For LVCMOS signals, this would be  $V_{CC}/2$ , realized by a simple voltage divider (e.g., two 10-k $\Omega$  resistors). The best option (especially if the dc offset of the input signal might vary) is to ac-couple the input signal and then rebias the signal using the VBB reference output. See Figure 11.

Copyright © 2003–2013, Texas Instruments Incorporated





NOTE: C<sub>AC</sub> - AC-coupling capacitor (e.g., 10 nF)

C<sub>CT</sub> - Capacitor keeps voltage at IN constant (e.g., 10 nF)

 $R_{dc}$  – Load and correct duty cycle (e.g., 50  $\Omega$ )

VBB – Bias voltage output

S0087-02

Figure 11. Typical Application Setting for Single-Ended Input Signals Driving the CDCP1803


#### DEVICE BEHAVIOR DURING RESET AND CONTROL-TERMINAL SWITCHING

#### Output Behavior From Enabling the Device (EN = $0 \rightarrow 1$ )

In disable mode (EN = 0), all output drivers are switched in high-Z mode. The S[2:0] control inputs are also switched off. In the same mode, all flip-flops are reset. The typical current consumption is below  $500 \mu A$ .

When the device is enabled again, it takes typically 1  $\mu$ s for the settling of the reference voltage and currents. During this time, the outputs Y[2:0] and Y[2:0] drive a high signal. After the settle time, the outputs go into the low state. Due to the synchronization of each output driver signal with the input clock, the state of the waveforms after enabling the device is as shown in Figure 12. The inverting input and output signal is not included. The Y:/1 waveform is the undivided output driver state.





Signal State After the Device is Enabled (IN = Low)




Figure 12. Waveforms

Product Folder Links: CDCP1803

truments Incorporated Submit Documentation Feedback

T0068-01



#### **Enabling a Single Output Stage**

If a single output stage becomes enabled:

- Y[2:0] is either low or high (undefined).
- Y[2:0] is the inverted signal of Y[2:0].

With the first positive clock transition, the undivided output becomes the input clock state. The divided output states are equal to the actual internal divider. The internal divider is not reset while enabling single output drivers.




Figure 13. Signal State After an Output Driver Becomes Enabled While IN = 0




Figure 14. Signal State After an Output Driver Becomes Enabled While IN = 1

## **REVISION HISTORY**

CI	Changes from Revision E (January 2007) to Revision F							
•	Changed t <sub>sk(pp)</sub> Part-to-part skew - included a MAX value of 300 ps	7						
•	Changed Note B in Figure 6 From: (n = 02 for LVPECL, n = 3 for LVCMOS) To: (n = 02 for LVPECLS) across	11						



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCP1803RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCP 1803	Samples
CDCP1803RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCP 1803	Samples
CDCP1803RGETG4	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCP 1803	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020


In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCP1803RGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Dec-2023



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ſ	CDCP1803RGER	VQFN	RGE	24	3000	350.0	350.0	43.0

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated