www.ti.com

SCBS810-MARCH 2006

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™
 Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 5 V, T_Δ = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Lavout
- High-Drive Outputs (–24-mA I_{OH}, 48-mA I_{OL})
- Plastic 300-mil Shrink Small-Outline (DL) Package
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold-compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DL PACKAGE (TOP VIEW)

				1		
1 <u>0E</u> [1	U	48	Ь	1LE	
1Q1 [2		47	6	1D1	
1Q2 [3		46		1D2	
GND [4		45		GNE)
1Q3 [5		44		1D3	
1Q4 [6		43		1D4	
V _{CC} [7		42		V_{CC}	
1Q5 [8		41	0	1D5	
1Q6	9		40	0	1D6	
GND [10		39	0	GNE)
1Q7 [11		38	0	1D7	
1Q8 [12		37	0	1D8	
2Q1 [13		36		2D1	
2Q2 [1		35		2D2	
GND [15		34		GNE)
2Q3 [16		33		2D3	
2Q4 [17		32	0	2D4	
V _{CC} [18		31		V_{CC}	
2Q5 [19		30		2D5	
2Q6 [20		29	0	2D6	
GND [21		28	Ц	GNE)
	22		27	0	2D7	
2Q8 [23		26	[2D8	
2 <u>0E</u> [24		25	0	2LE	

DESCRIPTION/ORDERING INFORMATION

The SN74ABT16373A-EP is a 16-bit transparent D-type latch with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The SN74ABT16373A-EP is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

ORDERING INFORMATION

T _A	PACKAG	iE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-55°C to 125°C	SSOP - DL	Tape and reel	CABT16373AMDLREP	ABT16373AMEP	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB are trademarks of Texas Instruments.

SCBS810-MARCH 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74ABT16373A-EP can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16373A-EP is characterized for operation from -55°C to 125°C.

FUNCTION TABLE (each 8-bit section)


	INPUTS	INPUTS					
ŌĒ	LE	D	Q				
L	Н	Н	Н				
L	Н	L	L				
L	L	X	Q_0				
Н	X	X	Z				






(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)





SCBS810-MARCH 2006



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	TINU
V_{CC}	Supply voltage range			-0.5	7	٧
VI	Input voltage range ⁽²⁾	ut voltage range ⁽²⁾				V
Vo	Voltage range applied to any output in the high of	or power-off state		-0.5	5.5	V
Io	Current into any output in the low state				96	mA
I _{IK}	Input clamp current	V _I < 0			-18	mA
I _{OK}	Output clamp current	V _O < 0			-50	mA
θ_{JA}	Package thermal impedance ⁽³⁾				94	°C/W
T _{stg}	Storage temperature range			-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		4.5	5.5	V
V_{IH}	High-level input voltage		2		V
V _{IL}	Low-level input voltage			0.8	V
VI	Input voltage		0	V_{CC}	V
I _{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		μs/V
T _A	Operating free-air temperature		-55	125	°C

⁽¹⁾ Unused inputs must be held high or low to prevent them from floating.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD 51.

SCBS810-MARCH 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER		_	EST CONDITIONS		$T_A = 2$	25°C	MIN	BAAV	LIMIT
	PARAMETER	1	EST CONDITIONS		MIN TYP	(1) MAX	IVIIN	MAX	UNIT
V_{IK}		$V_{CC} = 4.5 \text{ V},$	$I_1 = -18 \text{ mA}$			-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5		2.5		
V_{OH}		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$		3		3		V
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -24 mA		2		2		
V _{OL}		V _{CC} = 4.5 V,	I _{OL} = 48 mA			0.55		0.55	V
V _{hys}					10	00			mV
I _I		$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1		±1	μΑ
I _{OZPU} (2)	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X		±50		±50	μΑ
I _{OZPD} (2)	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X		±50		±50	μΑ
I_{OZH}		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_0 = 2.7 V$,	$\overline{OE} \ge 2 \text{ V}$		10		10	μΑ
I _{OZL}		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 0.5 V,	ŌE ≥ 2 V		-10		-10	μΑ
I _{off}		V _{CC} = 0,	V_I or $V_O \le 4.5 \text{ V}$			±100			μΑ
I _{CEX}	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50	μΑ
I _O ⁽³⁾		V _{CC} = 5.5 V,	V _O = 2.5 V		− 50 − 10	00 –180	-50	-180	mA
	Outputs high					2		2	
I_{CC}	Outputs low	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$	$V_I = V_{CC}$ or GND			85		85	mA
	Outputs disabled					2		2	
ΔI _{CC} ⁽⁴⁾)	$V_{CC} = 5.5 \text{ V}$, One inputother inputs at V_{CC} or				1.5		1.5	mA
Ci		V _I = 2.5 V or 0.5 V			3	.5			pF
Co		V _O = 2.5 V or 0.5 V			9	.5			pF

- All typical values are at $V_{\rm CC}$ = 5 V. This parameter is characterized, but not production tested.
- Not more than one output should be tested at a time, and the duration of the test should not exceed one second. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		$V_{CC} = 5 \text{ V},$ $T_A = 25^{\circ}\text{C}$ MIN MAX		MIN	MAX	UNIT
t _w	Pulse duration, LE high	3.3		3.3		ns
t _{su}	Setup time, data before LE↓	1.5		2.4		ns
t _h	Hold time, data after LE↓	1		2.2		ns






Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _C	MIN	MAX	UNIT		
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
t _{PLH}	D	Q	1.4	3.7	5.3	1.4	6.5	20
t _{PHL}	D	Q	2	4	5.4	2	6.5	ns
t _{PLH}	LE	Q	1.7	4.1	5.7	1.7	7	20
t _{PHL}	LC	Q	2.3	4.3	5.6	2.3	6.3	ns
t _{PZH}	OE	0	1.1	3.4	5	1.1	6.4	20
t _{PZL}	OE	Q	1.5	3.5	4.9	1.5	5.8	ns
t _{PHZ}	OE	0	2.4	5.1	7.1	2.4	8.3	nc
t _{PLZ}	OE .	Q	1.6	4.4	6.3	1.6	8	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION




Figure 2. CABT16373AMDLREP Operating Life Derating Chart



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CABT16373AMDLREP	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ABT16373AMEP	Samples
V62/06628-01XE	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ABT16373AMEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN74ABT16373A-EP:

● Catalog: SN74ABT16373A

• Military: SN54ABT16373A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Mar-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CABT16373AMDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 27-Mar-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CABT16373AMDLREP	SSOP	DL	48	1000	367.0	367.0	55.0	

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated