



Order

Now





TS5A22364

SCDS261H-MARCH 2008-REVISED JUNE 2017

## TS5A22364 0.65- $\Omega$ Dual SPDT Analog Switches With Negative Signaling Capability

#### 1 Features

Texas

INSTRUMENTS

- Specified Break-Before-Make Switching
- Negative Signaling Capability: Maximum Swing from -2.75 V to 2.75 V (V<sub>CC</sub> = 2.75 V)
- Internal Shunt Switch Prevents Audible Click-and-Pop When Switching Between Two Sources
- Low ON-State Resistance (0.65  $\Omega$  Typical)
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- 2.3-V to 5.5-V Power Supply (V<sub>CC</sub>)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2500-V Human-Body Model (A114-B, Class II)
  - 1500-V Charged-Device Model (C101)
  - 200-V Machine Model (A115-A)

#### Applications 2

- **Cell Phones**
- **PDAs**
- Portable Instrumentation
- Audio Routing
- Medical Imaging


### 3 Description

The TS5A22364 is a bidirectional, 2-channel, singlepole double-throw (SPDT) analog switch designed to operate from 2.3 V to 5.5 V. The device features negative signal capability that allows signals below ground to pass through the switch without distortion. Additionally, the TS5A22364 includes an internal shunt switch, which automatically discharges any capacitance at the NC or NO terminals when they are unconnected to COM. This reduces the audible click/pop noise when switching between two sources. The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, minimal total harmonic distortion (THD) and performance are ideal for audio applications. The 3.00-mm x 3.00-mm DRC package is also available as a nonmagnetic package for medical imaging applications.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS5A22364	VSON (10)	3.00 mm × 3.00 mm
	DSBGA (10)	1.90 mm × 1.40 mm
	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



#### **Typical Application Schematic**

TEXAS INSTRUMENTS

www.ti.com

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics for 2.5-V Supply 5
	6.6	Electrical Characteristics for 3.3-V Supply 6
	6.7	Electrical Characteristics for 5-V Supply
	6.8	Typical Characteristics 9
7	Para	ameter Measurement Information 11
8	Deta	ailed Description 15
	8.1	Overview

	8.2	Functional Block Diagram 1	5
	8.3	Feature Description 1	
	8.4	Device Functional Modes1	
9	App	lication and Implementation1	
	9.1	Application Information 1	7
	9.2	Typical Application 1	7
10		ver Supply Recommendations 1	
11	Lay	out1	9
	11.1	Layout Guidelines1	9
	11.2	Layout Example 1	9
12	Dev	ice and Documentation Support 2	20
	12.1	Receiving Notification of Documentation Updates 2	20
	12.2	Community Resources 2	20
	12.3	Trademarks 2	20
	12.4	Electrostatic Discharge Caution 2	20
	12.5	Glossary	20
13	Mec	hanical, Packaging, and Orderable	
		rmation 2	20


### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	hanges from Revision G (September 2015) to Revision H	Page
•	Changed the V <sub>IN</sub> MAX value From: V <sub>CC</sub> To: 5.5 V in the <i>Recommended Operating Conditions</i> table	4
C	hanges from Revision F (June 2015) to Revision G	Page
•	Changed C <sub>L</sub> TEST CONDITION value for all THD PARAMETERs from 15 pf to 35 pf	7
C	hanges from Revision E (May 2013) to Revision F	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Recommended Operating Conditions table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Split the TS5A22364 and TS5A22362 into separate datasheets and added verbiage to clarify the operation of the shunt resistor.	1
•	Changed the max $\rm R_{on}$ spec from 1.04 $\Omega$ to 1.30 $\Omega$ at 2.7 V $\rm V_{CC}$ across full $\rm T_{A^{.}}$	5
C	hanges from Revision D (November 2011) to Revision E	Page
•	Added Absolute Maximum Ratings textnote	4
C	hanges from Revision C (April 2010) to Revision D	Page
•	Added Medical Imaging to Applications	1




### 5 Pin Configuration and Functions



\*The exposed center pad, if used, must be connected as a secondary GND or left electrically open.





#### **Pin Functions**

PIN		TYPE	DESCRIPTION			
NAME	DRC / DGS	YZP	TIPE	DESCRIPTION		
VCC	1	A2	_	Power Supply		
NO1	2	A3	I/O	Normally Open (NO) signal path, Switch 1		
COM1	3	B3	I/O	Common signal path, Switch 1		
NC1	4	C3	I/O	Normally Closed (NC) signal path, Switch 1		
IN1	5	D3	I	Digital control pin to connect COM1 to NO1, Switch 1		
GND	6	D2	—	Ground		
IN2	7	D1	I	Digital control pin to connect COM2 to NO2, Switch 2		
NC2	8	C1	I/O	Normally Closed (NC) signal path, Switch 2		
COM2	9	B1	I/O	Common signal path, Switch 2		
NO2	10	A1	I/O	Normally Open (NO) signal Path, Switch 2		

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>		-0.5	6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Analog voltage (3) (4) (5)		$V_{CC} - 6$	V <sub>CC</sub> + 0.5	V
I <sub>I/OK</sub>	Analog port diode current	$ \begin{array}{c} V_{NC},  V_{NO},  V_{COM} < 0 \\ \text{or} \\ V_{NC},  V_{NO},  V_{COM} > V_{CC} \end{array} $	-50	50	mA
I <sub>NO</sub>	ON-state switch current		-150	150	
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-300	300	mA
I <sub>RSH</sub>	OFF-state switch Shunt Resistor current		-20	20	
I <sub>COM</sub> 0 I <sub>RSH</sub> 0	ON-state switch current		-350	350	
I <sub>NO</sub> <sup>(3)</sup> <sup>(7)</sup> <sup>(8)</sup> I <sub>COM</sub> <sup>(3)</sup> <sup>(7)</sup> <sup>(8)</sup>	ON-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-500	500	mA
V <sub>IN</sub>	Digital input voltage range		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current <sup>(3)</sup> <sup>(4)</sup>	V <sub>1</sub> < 0	-50	50	mA
I <sub>CC</sub> I <sub>GND</sub>	Continuous current through V <sub>CC</sub> or GND		-100	100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) Pulse at 1-ms duration < 10% duty cycle.

(7)  $V_{CC} = 3.0 \text{ V to } 5.0 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}.$ 

(8) For YZP package only.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $\stackrel{(2)}{}$	±1500	V

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	5.5	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Signal path voltage	V <sub>CC</sub> – 5.5	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital control	GND	5.5	V

### 6.4 Thermal Information

			TS5A22364		
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DRC (VSON)	YZP (DSBGA)	UNIT
		10 PINS	10 PINS	10 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	163.3	44.3	90.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.4	70.1	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.1	19.3	8.3	°C/W
ΨJT	Junction-to-top characterization parameter	6.8	2.0	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	81.8	19.4	8.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	6.2	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics for 2.5-V Supply

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_{A}$  = –40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

P	ARAMETER	TEST CO	NDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	ТҮР	MAX	UNIT
ANALOG S	WITCH								
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					V <sub>CC</sub> – 5.5		V <sub>CC</sub>	V
				25°C	2.3 V		0.65	0.94	Ω
D	ON-state	$V_{NC}$ or $V_{NO} = V_{CC}$ , 1.5 V, $V_{CC} = 5.5$ V	COM to NO or NC,	Full	2.3 V			1.3	Ω
R <sub>on</sub>	resistance	$V_{CC} = 5.5 V$ $I_{COM} = -100 \text{ mA},$	see Figure 13	25°C	2.7 V		0.65	0.94	Ω
				Full	2.1 V			1.3	32
4.0	ON-state	$V_{NC}$ or $V_{NO} = 1.5 V_{,}$	COM to NO or NC,	25°C	071	(	0.023	0.11	0
$\Delta R_{on}$	resistance match between channels	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full	2.7 V		0.15		Ω
_	ON-state	$V_{NC}$ or $V_{NO} = V_{CC}$ , 1.5 V,	COM to NO or NC.	25°C			0.18	0.46	_
R <sub>on(flat)</sub>	resistance flatness	V <sub>CC</sub> – 5.5 V I <sub>COM</sub> = –100 mA,	see Figure 13	Full	2.7 V			0.5	Ω
R <sub>SH</sub>	Shunt switch resistance	$I_{NO}$ or $I_{NC}$ = 10 mA		Full	2.7 V		25	50	Ω
	СОМ	$V_{NC}$ and $V_{NO}$ = Floating,		25°C		-50		50	
I <sub>COM(ON)</sub>	ON leakage current	$V_{\rm COM} = V_{\rm CC}, V_{\rm CC} - 5.5 \text{ V},$	See Figure 15	Full	2.7 V	-375		375	nA
DIGITAL C	ONTROL INPUTS (IN)	(2)							
V <sub>IH</sub>	Input logic high			Full		1.4		5.5	V
V <sub>IL</sub>	Input logic low			Fuil				0.4	v
	Input leakage	$V_{IN} = V_{CC}$ or 0		25°C	2.7 V	-250		250	nA
I <sub>IH</sub> , I <sub>IL</sub>	current			Full	2.7 V	-250		250	114

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Floating digital inputs will cause excessive current consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

### **Electrical Characteristics for 2.5-V Supply (continued)**

F	PARAMETER	TEST CON	DITIONS	TA	V <sub>cc</sub>	MIN	ТҮР	MAX	UNIT
DYNAMIC		1							
			0 05 5	25°C	2.5 V		44	80	
t <sub>ON</sub>	Turnon time	$V_{\text{COM}} = V_{\text{CC}},$ $R_{\text{L}} = 300 \ \Omega,$	C <sub>L</sub> = 35 pF, see Figure 17	Full	2.3 V to 2.7 V			120	ns
			0 05 - 5	25°C	2.5 V		22	70	
t <sub>OFF</sub>	Turnoff time	$V_{\text{COM}} = V_{\text{CC}},$ $R_{\text{L}} = 300 \ \Omega,$	C <sub>L</sub> = 35 pF, see Figure 17	Full	2.3 V to 2.7 V			70	ns
t <sub>BBM</sub>	Break-before-make time	See Figure 18		25°C	2.5 V	1	7		ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0, R_{GEN} = 0$	$C_L = 1 \text{ nF}$ , see Figure 22	25°C	2.5 V		215		рС
C <sub>COM(ON)</sub>	NC, NO, COM ON capacitance	$V_{COM} = V_{CC}$ or GND, Switch ON, f = 10 MHz	See Figure 16	25°C	2.5 V		370		pF
CI	Digital input capacitance	$V_{IN} = V_{CC}$ or GND	See Figure 16	25°C	2.5 V		2.6		pF
BW	Bandwidth	$R_L = 50 \Omega, -3 dB$		25°C	2.5 V		17		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 20	25°C	2.5 V		-66		dB
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 21	25°C	2.5 V		-75		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 35 \text{ pF},$	f = 20 Hz to 20 kHz, see Figure 23	25°C	2.5 V		0.01%		
SUPPLY									
		$V_{COM}$ and $V_{IN} = V_{CC}$ or GND,		25°C	0.71/		0.2	1.1	
	Positive	$V_{NC}$ and $V_{NO}$ = Floating		Full	2.7 V			1.3	μA
I <sub>CC</sub>	supply current	$\label{eq:V_COM} \begin{split} & V_{COM} = V_{CC} - 5.5, \\ & V_{IN} = V_{CC} \text{ or GND}, \\ & V_{NC} \text{ and } V_{NO} = \text{Floating} \end{split}$		Full	2.7 V			3.3	μΑ

#### 6.6 Electrical Characteristics for 3.3-V Supply

 $V_{CC} = 3 \text{ V}$  to 3.6 V,  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted) <sup>(1)</sup>

PARAMETER		TEST CON	DITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG S	SWITCH			- U					
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					V <sub>CC</sub> – 5.5		V <sub>cc</sub>	V
D	ON-state	$V_{NC}$ or $V_{NO} \le V_{CC}$ , 1.5 V,	COM to NO or NC,	25°C	3 V		0.61	0.87	0
R <sub>on</sub>	resistance	V <sub>CC</sub> – 5.5 V, I <sub>COM</sub> = –100 mA,	see Figure 13	Full	3 V			0.97	Ω
	ON-state resistance match	$V_{NC}$ or $V_{NO} = 1.5 V$ , COM to NO or NC, 25°C	3 V		0.024	0.13	Ω		
$\Delta R_{on}$	between channels	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full	ЗV			0.13	12
2	ON-state	$V_{NC}$ or $V_{NO} \le V_{CC}$ , 1.5 V,	COM to NO or NC,	25°C			0.12	0.46	Ω
R <sub>on(flat)</sub>	resistance flatness	$V_{CC} - 5.5 V,$ $I_{COM} = -100 mA,$	see Figure 13	Full	3 V			0.5	
R <sub>SH</sub>	Shunt switch resistance	$I_{\rm NO}$ or $I_{\rm NC}$ = 10 mA		Full	3 V		25	37	Ω
	COM	V <sub>NC</sub> and V <sub>NO</sub> = Open,	COM to NO or NC, see Figure 15	25°C	0.014	-50		50	
I <sub>COM(ON)</sub>	ON leakage current	$V_{\rm COM} = V_{\rm CC}, V_{\rm CC} - 5.5  \rm V,$		Full	3.6 V	-375		375	nA
DIGITAL C	ONTROL INPUTS (IN) (2)			·				·	
V <sub>IH</sub>	Input logic high			Full		1.4		5.5	V
VIL	Input logic low			1 UII				0.6	v
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	urrent $V_{IN} = V_{CC} \text{ or } 0$		25°C	3.6 V	-250		250	nA
ηH, ηΓ	input loanage ourient			Full	0.0 V	-250		250	10.0

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Floating digital inputs will cause excessive current consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.



### Electrical Characteristics for 3.3-V Supply (continued)

 $V_{CC}$  = 3 V to 3.6 V,  $T_{A}$  = –40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

PARAMETER		TEST CONE	TA	Vcc	MIN	TYP	MAX	UNIT	
DYNAMIC									
			0 25 5	25°C	3.3 V		34	80	
t <sub>ON</sub>	Turnon time		C <sub>L</sub> = 35 pF, see Figure 17	Full	3 V to 3.6 V			120	ns
			0 25 5	25°C	3.3 V		19	70	
t <sub>OFF</sub>	Turnoff time	$V_{COM} = V_{CC},$ $R_{L} = 300 \ \Omega,$	C <sub>L</sub> = 35 pF, see Figure 17	Full	3 V to 3.6 V			70	ns
t <sub>BBM</sub>	Break-before-make time	See Figure 18		25°C	3.3 V	1	7		ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0,$ R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, see Figure 22	25°C	3.3 V		300		рС
C <sub>COM(ON)</sub>	NC, NO, COM ON capacitance	$V_{COM} = V_{CC}$ or GND, f = 10 MHz	See Figure 16	25°C	3.3 V		370		pF
Cı	Digital input capacitance	$V_{IN} = V_{CC}$ or GND	See Figure 16	25°C	3.3 V		2.6		pF
BW	Bandwidth	$R_L = 50 \Omega, -3 dB$	Switch ON,	25°C	3.3 V		17.5		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega,$	f = 100 kHz, see Figure 20	25°C	3.3 V		-68		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ ,	f = 100 kHz, see Figure 21	25°C	3.3 V		-76		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 35 pF,$	f = 20 Hz to 20 kHz, see Figure 23	25°C	3.3 V		0.008%		
SUPPLY									
		$V_{COM}$ and $V_{IN} = V_{CC}$ or GND	,	25°C	3.6 V		0.1	1.2	۸
	Positive	$V_{NC}$ and $V_{NO}$ = Floating		Full	3.0 V			1.3	μA
I <sub>CC</sub>	supply current	$\begin{split} V_{COM} &= V_{CC} - 5.5 \text{ V}, \\ V_{IN} &= V_{CC} \text{ or GND}, \\ V_{NC} \text{ and } V_{NO} = \text{Floating} \end{split}$		Full	3.6 V			3.4	μA

STRUMENTS

EXAS

### 6.7 Electrical Characteristics for 5-V Supply


 $V_{CC}$  = 4.5 V to 5.5 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) <sup>(1)</sup>

P/	ARAMETER	TEST CON	DITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG S	WITCH	1			11				
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					V <sub>CC</sub> - 5.5		V <sub>CC</sub>	V
R <sub>on</sub>	ON-state resistance	$V_{NC} \text{ or } V_{NO} = V_{CC}, 1.6 \text{ V}, V_{CC} = -5.5 \text{ V}, I_{COM} = -100 \text{ mA},$	COM to NO or NC, see Figure 13	25°C Full	4.5 V		0.52	0.74 0.83	Ω
∆R <sub>on</sub>	ON-state resistance match	$V_{NC} \text{ or } V_{NO} = 1.6 \text{ V},$ $I_{COM} = -100 \text{ mA},$	COM to NO or NC, see Figure 13	25°C Full	4.5 V		0.04	0.23	Ω
R <sub>on(flat)</sub>	between channels ON-state resistance flatness	$V_{NC} \text{ or } V_{NO} = V_{CC}, 1.6 \text{ V},$ $V_{CC} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA},$	COM to NO or NC, see Figure 13	25°C Full	4.5 V		0.076	0.30	Ω
R <sub>SH</sub>	Shunt switch resistance	$I_{NO} \text{ or } I_{NC} = 10 \text{ mA}$		Full	4.5 V		16	36	Ω
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{\rm NC}$ and $V_{\rm NO}$ = Open, $V_{\rm COM}$ = $V_{\rm CC}, ~V_{\rm CC}$ – 5.5 V,	See Figure 15	25°C Full	5.5 V	-50 -375		50 375	nA
DIGITAL CO	ONTROL INPUTS (IN)	(2)			11				
V <sub>IH</sub>	Input logic high			Full		2.4		5.5	V
V <sub>IL</sub>	Input logic low			25°C		-250		0.8 250	
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	$V_{IN} = V_{CC} \text{ or } 0$		Full	5.5 V	-250		250	nA
DYNAMIC		·							
tou	Turnon time	$\label{eq:V_COM} \begin{split} V_{COM} &= V_{CC}, \\ R_L &= 300 \ \Omega, \end{split}$	C <sub>L</sub> = 35 pF, see Figure 17	25°C	5 V		27	80	ns
t <sub>ON</sub>				Full	4.5 V to 5.5 V			80	113
	Turnoff time	$V_{COM} = V_{CC},$	C <sub>L</sub> = 35 pF,	25°C	5 V		13	70	
t <sub>OFF</sub>	Turnoff time	$R_L = 300 \Omega,$	see Figure 17	Full	4.5 V to 5.5 V			70	ns
t <sub>BBM</sub>	Break-before- make time	$\label{eq:VNC} \begin{split} V_{NC} &= V_{NO} = V_{CC}/2 \\ R_L &= 300 \ \Omega, \end{split}$	C <sub>L</sub> = 35 pF,	25°C	5 V	1	3.5		ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, see Figure 22	25°C	5 V		500		pC
C <sub>COM(ON)</sub>	NC, NO, COM ON capacitance	$V_{COM} = V_{CC}$ or GND,	See Figure 16	25°C	5 V		370		pF
Cı	Digital input capacitance	$V_{IN} = V_{CC}$ or GND	See Figure 16	25°C	5 V		2.6		pF
BW	Bandwidth	$R_L = 50 \Omega$ ,		25°C	5 V		18.3		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ ,	f = 100 kHz, see Figure 20	25°C	5 V		-70		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ ,	f = 100 kHz, see Figure 21	25°C	5 V		-78		dB
THD	Total harmonic distortion	$ \begin{array}{l} R_{L} = 600 \ \Omega, \\ C_{L} = 35 \ pF, \end{array} $	f = 20 Hz to 20 kHz, see Figure 23	25°C	5 V		0.009%		
SUPPLY									
		$V_{COM}$ and $V_{IN} = V_{CC}$ or GND	25°C			0.2	1.3	ļ	
I <sub>CC</sub>	Positive supply current	$V_{NC}$ and $V_{NO}$ = Floating $V_{COM} = V_{CC} - 5.5$ , $V_{IN} = V_{CC}$ or GND, $V_{NC}$ and $V_{NO}$ = Floating		Full	5.5 V			3.5 5	μΑ

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum (2) All unused digital inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Floating digital inputs will cause excessive current consumption. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



#### 6.8 **Typical Characteristics**




TS5A22364 SCDS261H – MARCH 2008 – REVISED JUNE 2017




www.ti.com

#### **Typical Characteristics (continued)**





#### 7 Parameter Measurement Information









Figure 14. OFF-State Leakage Current (I<sub>COM(OFF)</sub>, I<sub>NO(OFF)</sub>)




(I<sub>COM(ON)</sub>, I<sub>NO(ON)</sub>)

TEXAS INSTRUMENTS


www.ti.com





 $\begin{array}{l} V_{\text{BIAS}} = V_{\text{CC}} \text{ or GND and} \\ V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ \text{Capacitance is measured at NO,} \\ \text{COM, and IN inputs during ON} \\ \text{and OFF conditions.} \end{array}$ 

Figure 16. Capacitance (C<sub>I</sub>, C<sub>COM(OFF)</sub>, C<sub>COM(ON)</sub>, C<sub>NO(OFF)</sub>, C<sub>NO(ON)</sub>)




PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns. B. C<sub>L</sub> includes probe and jig capacitance.


### Figure 17. Turnon ( $t_{ON}$ ) and Turnoff Time ( $t_{OFF}$ )







- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns. t<sub>f</sub> < 5 ns.






Figure 19. Bandwidth (BW)




Figure 20. OFF Isolation (O<sub>ISO</sub>)

Channel OFF: NO to COM

<u>NetworkAnalyzerSetup</u> Source power = 0 dBm (632-mV P-P at 50-Ω load)

DC bias = 350 mV

 $V_{IN} = V_{IH} \text{ or } V_{IL}$ 

TEXAS INSTRUMENTS www.ti.com








Figure 21. Crosstalk (X<sub>TALK</sub>)



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 22. Charge Injection (Q<sub>C</sub>)



C<sub>L</sub> includes probe and jig capacitance.






### 8 Detailed Description

#### 8.1 Overview

The TS5A22364 is a bidirectional 2-channel, single-pole, double-throw (SPDT) analog switch designed to operate from 2.3-V to 5.5-V power supply. The device features negative signal swing capability that allows signals below ground to pass through the switch without distortion. Additionally, the TS5A22364 includes an internal shunt switch, which automatically discharges any capacitance at the NC or NO terminals when they are not connected to COM. Discharging the capacitance reduces the audible click and pop noise when switching between two sources. The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, and minimal total harmonic distortion (THD) performance are ideal for audio applications.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Click and Pop Reduction

The shunt resistors in the TS5A22364 automatically discharge any capacitance at the NC or NO terminals when they are not connected to COM. This reduces the audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not connected, any residual DC voltage is removed, thereby reducing the clicks and pops.

#### 8.3.2 Negative Signal Swing Capability

The TS5A22364 2-channel SPDT switch features negative signal capability that allows signals below ground to pass through without distortion. These analog switches operate from a single 2.3-V to 5.5-V supply. The input and output signal swing of the device is dependant of the supply voltage  $V_{CC}$ . The device passes signals as high as  $V_{CC}$  and as low as  $V_{CC} - 5.5$  V, including signals below ground with minimal distortion. The OFF state signal path (either NC or NO) during the operation of TS5A22364 cannot handle negative DC voltage

Table 1 shows the input/output signal swing the user can get with different supply voltages.

SUPPLY VOLTAGE, V <sub>CC</sub>	$\begin{array}{l} \text{MINIMUM} \\ \text{V}_{\text{NC}},  \text{V}_{\text{NO}},  \text{V}_{\text{COM}} = \text{V}_{\text{CC}} - 5.5 \text{ V} \end{array}$	MAXIMUM V <sub>NC</sub> , V <sub>NO</sub> , V <sub>COM</sub> = V <sub>CC</sub>								
	ON-STATE SIGNAL PATH									
5.5 V	0 V	5.5 V								
4.5 V	–1.0 V	4.5 V								
3.6 V	–1.9 V	3.6 V								
3.0 V	–2.5 V	3.0 V								
2.7 V	–2.8 V	2.7 V								
2.3 V	-3.2 V	2.3 V								

#### Table 1. Input/Output Signal Swing

#### 8.4 Device Functional Modes

The function table for TS5A22364 is shown in Table 2.

#### Table 2. Function Table

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The shunt resistors on the TS5A22364 automatically discharge any capacitance at the NC or NO terminals when they are not connected to COM. This reduces audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not connected, any residual DC voltage is removed, thereby reducing the clicks and pops.

#### 9.2 Typical Application

The shunt resistors on the TS5A22364 are designed to automatically discharge any residual charge at the NC or NO terminals when they are not connected to COM. This reduces audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not used for the signal path, any residual charge voltage is discharged to ground, thereby reducing the clicks and pops. The amount of power that the shunt switch can discharge from the inactive signal path is limited by the shunt resistors (Rsh) power dissipation. TI recommends that during operation, the current through the shunt path should be limited to  $\pm 10$  mA.




Figure 24. Shunt Switch (TS5A22364)



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

Tie the digitally controlled inputs select pins IN1 and IN2 to V<sub>CC</sub> or GND to avoid unwanted switch states and high current consumption that could result if the logic control pins are left floating.

#### 9.2.2 Detailed Design Procedure

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS5A22364 operates from a single 2.3-V to 5.5-V supply and the input and output signal swing of the device is dependant of the supply voltage,  $V_{CC}$ . The device will pass signals as high as  $V_{CC}$  and as low as  $V_{CC} - 5.5$  V. Use Table 1 as a guide for selecting supply voltage based on the signal passing through the ON-state switch path.

Ensure that the device is powered up with a valid supply voltage on VCC before a voltage can be applied to the signal paths NC and NO.

#### 9.2.3 Application Curve




Figure 25. R<sub>on</sub> vs V<sub>COM</sub>



#### **10** Power Supply Recommendations

The TS5A22364 operates from a single 2.3-V to 5.5-V supply. The device must be powered up with a supply voltage on VCC before a voltage can be applied to the signal paths NC and NO. TI recommends to include a 100- $\mu$ s delay after VCC is at voltage before applying a signal on NC and NO paths

It is also good practice to place a 0.1-µF bypass capacitor on the supply pin VCC to GND to smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

#### 11 Layout


#### 11.1 Layout Guidelines


TI recommends placing a bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

Minimize trace lengths and vias on the signal paths in order to preserve signal integrity.

#### 11.2 Layout Example









### **12 Device and Documentation Support**

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	.,					.,	(6)	.,			
TS5A22364DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(38Q, 38R)	Samples
TS5A22364DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVF	Samples
TS5A22364YZPR	ACTIVE	DSBGA	YZP	10	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(38, 382)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS5A22364 :

• Automotive: TS5A22364-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TS5A22364DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
	TS5A22364DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
	TS5A22364YZPR	DSBGA	YZP	10	3000	178.0	9.2	1.49	1.99	0.63	4.0	8.0	Q2



## PACKAGE MATERIALS INFORMATION

23-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A22364DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS5A22364DRCR	VSON	DRC	10	3000	356.0	356.0	35.0
TS5A22364YZPR	DSBGA	YZP	10	3000	220.0	220.0	35.0


# **YZP0010**



## **PACKAGE OUTLINE**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.




## YZP0010

## **EXAMPLE BOARD LAYOUT**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).




## YZP0010

## **EXAMPLE STENCIL DESIGN**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **DGS0010A**



## **PACKAGE OUTLINE**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



## DGS0010A

## **EXAMPLE BOARD LAYOUT**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DGS0010A

## **EXAMPLE STENCIL DESIGN**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **DRC 10**

3 x 3, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **DRC0010J**



## **PACKAGE OUTLINE**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



## DRC0010J

## **EXAMPLE BOARD LAYOUT**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## DRC0010J

## **EXAMPLE STENCIL DESIGN**

### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated