

0.45Ω Dual SPDT Bidirectional Analog Switch

Check for Samples: TS3A5223


FEATURES


- Low ON Resistance Switches
 - 0.45 Ω (Typical) at 3.6V
 - 0.85 Ω(Typical) at 1.8V
- Wide Supply Range: 1.65 V to 3.6 V
- 1.0 V Compatible Logic Interface
- High Switch Bandwidth 80 MHz
- 0.01% THD Across Entire Band
- Specified min Break-before-make
- Bi-directional Switching
- -75 dB Channel-to-Channel Cross Talk
- –70 dB Channel-to-Channel OFF Isolation of Very Low Power Dissipation and Leakage Currents
- Very Small QFN-10 Package: 1.8mm × 1.4mm
- ESD Protection on all Pins
 - 2kV HBM, 500 V CDM

APPLICATIONS

- Portable Electronics
- Smarphones, Tablets
- Home Electronics
- Wireline Communication

TS3A5223 FUNCTIONAL DIAGRAM





DESCRIPTION

The TS3A5223 is a high-speed dual analog switch with break-before-make and bi-directional signal switching capability. The TS3A5223 can be used as a dual 2:1 multiplexer or a 1:2 dual de-multiplexer.


The TS3A5223 offers very low ON resistance, very low THD, channel-to-channel crosstalk and very high OFF isolation. These features make TS3A5223 suitable for application in Audio signal routing and switching applications.

The TS3A5223 control logic supports 1.0V-3.6V CMOS logic levels. The logic interface allows direct interface with a wide range of CPUs and microcontrollers without increasint the current drawn from supply (ICC) and thus lowering power consumption.

Table 1. TS3A5223 Function Table

SEL1	SEL2	COM1	COM2
0	0	NC1	NC2
1	1	NO1	NO2
1	0	NO1	NC2
0	1	NC1	NO2

TS3A5223 RSW (Top View)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS3A5223

SCDS339A - JANUARY 2013 - REVISED FEBRUARY 2013

TS3A5223 PIN DESCRIPTION

NAME	PIN NUMBER	DESCRIPTION					
VCC	1	Postive supply Input – Connect 1.65V up to 3.6V supply					
NC1, NO1, NC2, NO2	5, 2, 7, 10	Channel Input/Output signal Pins					
COM1, COM2	3, 9	Channel Input/Output signal Pins					
GND	6	Ground reference pin					
SEL1, SEL2	4, 8	Select logic pin					

ORDERING INFORMATION⁽¹⁾

T _A	PART NUMBER	PACK	AGE	TOP-SIDE MARKING
–40°C to 85°C	TS3A5223RSWR	10-Pin µ-QFN	Reel of 3000	B2_

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Specified at $T_A = -40^{\circ}$ C to 85°C unless otherwise noted.

			VALU	IE	
			MIN	MAX	UNIT
VCC	Positive DC Supply Voltage		-0.3	4.3 ⁽²⁾	V
V _{IN-Max}	Pins S1A, S1B, S2A, S2B, OUT	1, OUT2, SEL1, SEL2 to GND pin voltage	-0.3	4.3 ⁽²⁾	V
I _{OUT-Max}	Pin OUT1, OUT2 max DC curren	nt		±300	mA
I _{OUT-Peak}	Pin OUT1, OUT2 peak current (1ms pulse at 10% duty cycle)		±500	mA
P _D	Total device power dissipation at $T_A = 85^{\circ}C$	10-µQFN RSW		430	mW
ESD	ESD Rating – HBM			2000	V
ESD	ESD Rating – CDM			500	V
T _A	Operating free-air ambient temp	erature range	-40	85	°C
TJ	Junction temperature range		-55	150	°C
T _{stg}	Storage temperature range		-55	150	°C

(1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Not rated for continuous operation, 0.5% duty cycle at 1 kHz recommended

DISSIPATION RATINGS⁽¹⁾⁽²⁾⁽³⁾

BOARD	PACKAGE	θ _{JC}	θ _{JA} ⁽³⁾	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C
High-K	10-Pin µ-QFN	46°C/W	93°C/W	10.7 mW/ºC	1075W	590mW	430mW

(1) Maximum dissipation values for retaining device junction temperature of 150°C

(2) Refer to TI's design support web page at www.ti.com/thermal for improving device thermal performance

(3) Operating at the absolute T_{J-max} of 150°C can affect reliability– for higher reliability it is recommended to ensure $T_J < 125^{\circ}$ C

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VCC	Positive DC Supply Voltage)	1.65	3.6	V
V _{Max}	Pins NC1, NO1, NC2, NO2	0	3.6	V	
T _A	Operating free-air ambient	-40	85	°C	
alt (alt i	, SEL pin Input rise and fall	VCC= 1.6 to 2.7V			
dt/dv	time limit	VCC = 3.0 to 3.6V			sec/V



www.ti.com



ELECTRICAL CHARACTERISTICS

Specified over the recommended junction temperature range $T_A = T_J = -40^{\circ}$ C to 85°C Typical values are at $T_A = T_J = 25^{\circ}$ C (unless otherwise noted).

	PARAMETER	VCC (V)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC CHARA	ACTERISTICS						
		3.6		0.8			
VIH	High-level Input voltage SEL1, SEL2 inputs	2.3		0.8			V
		1.8		0.8			
		3.6				0.3	
V _{IL}	Low-level Input voltage SEL1, SEL2	2.3				0.3	V
		1.8				0.3	
		3.6			0.45	0.6	
R _{ON}	Switch ON Resistance	2.3	$V_{\rm S} = 0$ to VCC, IS = 100 mA,		0.6	0.8	Ω
011		1.8	- VSEL = 1.0V, 0V		0.85	1.2	
ΔR_{ON}	Difference of on-state resistance between switches	3.6	V _S = 2V, 0.8V, IS = 100 mA, VSE L= 1.0V, 0V		0.05		
		3.6			0.1	0.2	
R _{ON-FLAT}	ON resistance flatness	2.3	V _S = 0 to VCC, IS = 100mA, VSEL = 1.0V, 0V		0.15	0.35	
		1.8	1.00, 00		0.4	0.65	
I _{OFF}	NC, NO pin leakage current when not selected	3.6	V _S = 0.3 or 3.0V, VCOM = 3.0 or 0.3V		5	90	nA
I _{S(ON)}	NC, NO pin leakage current when selected	3.6	$V_{\rm S} = 0.3$ or 3.0V, VCOM = No Load		4	60	nA
I _{SEL}	Select Pin input leakage current	Vs	Vs = 0 or 3.6 V			100	nA
I _{CC}	Quiescent supply current	3.6	VSEL = 0 or VCC		700	2000	nA
I _{CCLV}	Supply current change	3.6	VSEL = 1.0V to VSEL=VCC			200	nA
	G PARAMETERS ⁽¹⁾⁽²⁾						
		3.6			0.1		
t _{PHL}	Logic high to low propagation delay	2.5	R _L = 50 Ω, C _L = 35 pF		0.2		ns
		1.8			0.2		
		3.6			0.1		
t _{PLH}	Logic low to high propagation delay	2.5	$R_1 = 50 \Omega, C_1 = 35 pF$		0.2		ns
T LIT		1.8			0.2		
t _{ON}	Turn-ON time	2.3-3.6	R _L = 50 Ω, C _L = 35 pF, VS = 1.5 V		-	70	ns
t _{OFF}	Turn-OFF time	2.3-3.6	$R_{L} = 50 \Omega, C_{L} = 35 \text{ pF}, \text{VS} = 1.5 \text{ V}$			75	ns
t _D	Break-before-make time delay	3.6	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 35 \ pF, VS = 1.5 \ V$	2	8	-	ns
Q _{INJ}	Charge Injection	3.6	$C_L = 1 \text{ nF}, \text{VS} = 0 \text{ V}$		40		рС
	ACTERISTICS						
BW	-3dB Bandwidth	1.65V-3.6V	$R_{L} = 50 \Omega, C_{L} = 35 pF$		80		MHz
V _{ISO}	Channel OFF isolation	1.65V-3.6V	VS = 1 V rms, f = 100 kHz		-70		dB
V _{Xtalk}	Channel-to-Channel Cross talk	1.65V-3.6V	VS=1V rms, f= 100kHz		-75		dB
THD	Total harmonic distortion	1.65V-3.6V	$R_L = 600 \Omega$, VSEL = 2 Vpk-pk, f = 20 Hz to 20 kHz		0.01%		
C _{SEL}	Select Pin Input Capacitance	3.3V	f =1 MHz		3		pF
C _{ON}	NC, NO, and COM input capacitance when switch is selected	3.3V	f = 1 MHz		115		pF
C _{OFF}	NC, NO, and COM input capacitance when switch is not selected	3.3V	f = 1 MHz		50		pF

(1) Rise and Fall propagation delays, t_{PHL} and t_{PLH}, are measured between 50% values of the input and the corresponding output signal amplitude transition.

(2) Assured by characterization only. Validated during qualification. Not measured in production testing.

TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS





Figure 2. On-Resistance vs. Switch Input Voltage at VCC=1.8V






Figure 3. On-Resistance vs. Switch Input Voltage at VCC=2.3V




Figure 5. On-Resistance vs. Switch Input Voltage at VCC=3.6V



TS3A5223 SCDS339A – JANUARY 2013 – REVISED FEBRUARY 2013

TYPICAL CHARACTERISTICS (continued)




Figure 6. On-Resistance vs. Switch Input Voltage at $T_{\rm A}{=}25^{\circ}{\rm C}$




Figure 7. Total Harmonic Distortion



PARAMETER MEASUREMENT INFORMATION




Figure 8. ON-State Resistance (R_{ON})




Figure 9. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Break-Before-Make Time (t_D)




Figure 11. THIRD HARMONIC DISTORTION (THD)



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 12. Crosstalk(X_{TALK})




Figure 13. OFF Isolation (O_{ISO})



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TS3A5223RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5223RSWR	UQFN	RSW	10	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


16-Jan-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5223RSWR	UQFN	RSW	10	3000	184.0	184.0	19.0

MECHANICAL DATA




This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated