## FEATURES

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Optimized for $1.8-\mathrm{V}$ Operation and Is $3.6-\mathrm{V}$ I/O Tolerant to Support Mixed-Mode Signal Operation
- $\mathrm{I}_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max $\mathrm{t}_{\mathrm{pd}}$ of 2.8 ns at 1.8 V
- Low Power Consumption, 20- $\mu \mathrm{A}$ Max $\mathrm{I}_{\mathrm{cc}}$
- $\pm 8$-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)


## DESCRIPTION/ORDERING INFORMATION

This 16-bit edge-triggered D-type flip-flop is operational at $0.8-\mathrm{V}$ to $2.7-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$, but is designed specifically for $1.65-\mathrm{V}$ to $1.95-\mathrm{V} \mathrm{V}_{\mathrm{cc}}$ operation.
The SN74AUC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8 -bit flip-flops or one 16 -bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

DGG OR DGV PACKAGE
(TOP VIEW)


A buffered output-enable ( $\overline{(\overline{O E})}$ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

## ORDERING INFORMATION

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE ${ }^{(1)(2)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :--- | :--- | :--- | :--- |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TSSOP - DGG | Reel of 2000 | SN74AUC16374DGGR | AUC16374 |
|  | TVSOP - DGV | Reel of 2000 | SN74AUC16374DGVR | MH374 |
|  | VFBGA - ZQL | Reel of 1000 | SN74AUC16374ZQLR | MH374 |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.

SCES403E-JULY 2002-REVISED APRIL 2007

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using $\mathrm{I}_{\text {off }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


TERMINAL ASSIGNMENTS ${ }^{(1)}$

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1 $\overline{O E}$ | NC | NC | NC | NC | 1CLK |
| B | 1Q2 | 1Q1 | GND | GND | 1D1 | 1D2 |
| C | 1Q4 | 1Q3 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 |  |  | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 |  |  | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| H | 2Q5 | 2Q6 | $V_{\text {CC }}$ | $V_{\text {CC }}$ | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | $2 \overline{O E}$ | NC | NC | NC | NC | 2CLK |

FUNCTION TABLE
(EACH FLIP-FLOP)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\mathbf{O E}$ | CLK | D | Q |
| L | $\uparrow$ | $H$ | $H$ |
| L | $\uparrow$ | L | L |
| L | H or L | $X$ | $Q_{0}$ |
| $H$ | $X$ | $X$ | $Z$ |

## LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels


To Seven Other Channels

Pin numbers shown are for the DGG and DGV packages.

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

www.ti.com

## Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.5 | 3.6 | V |
| $\mathrm{V}_{1}$ | Input voltage range ${ }^{(2)}$ |  | -0.5 | 3.6 | V |
| $\mathrm{V}_{0}$ | Voltage range applied to any outpur | nce or power-off state ${ }^{(2)}$ | -0.5 | 3.6 | V |
| $\mathrm{V}_{0}$ | Output voltage range ${ }^{(2)}$ |  | -0.5 | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{I}_{1}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| $\mathrm{l}_{\text {OK }}$ | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
| $\mathrm{l}_{0}$ | Continuous output current |  |  | $\pm 20$ | mA |
|  | Continuous current through $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 100$ | mA |
|  |  | DGG package |  | 70 |  |
| $\theta_{\mathrm{JA}}$ | Package thermal impedance ${ }^{(3)}$ | DGV package |  | 58 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | GQL package |  | 42 |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.

## Recommended Operating Conditions ${ }^{(1)}$

|  |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{C C}$ | Supply voltage |  | $0.8 \quad 2.7$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.1 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\text {cC }}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ | 0 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.1 \mathrm{~V}$ to 1.95 V | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0.7 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | $0 \quad 3.6$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ | -0.7 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.1 \mathrm{~V}$ | -3 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ | -5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | -8 |  |
|  |  | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ | -9 |  |
| ${ }_{\text {OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ | 0.7 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.1 \mathrm{~V}$ | 3 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ | 5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | 9 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 20 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 85 | ${ }^{\circ} \mathrm{C}$ |

(1) All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  |  | $\mathrm{V}_{\mathrm{cc}}$ | MIN | TYP ${ }^{(1)}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 0.8 V to 2.7 V | $\mathrm{V}_{C C}-0.1$ |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-0.7 \mathrm{~mA}$ |  | 0.8 V |  | 0.55 |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ |  | 1.1 V | 0.8 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-5 \mathrm{~mA}$ |  | 1.4 V | 1 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-9 \mathrm{~mA}$ |  | 2.3 V | 1.8 |  |  |
| $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.8 V to 2.7 V |  | 0.2 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=0.7 \mathrm{~mA}$ |  | 0.8 V |  | 0.25 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  | 1.1 V |  | 0.3 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 1.4 V |  | 0.4 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=9 \mathrm{~mA}$ |  | 2.3 V |  | 0.6 |  |
| 1 | All inputs | $\mathrm{V}_{1}=\mathrm{V}_{C C}$ or GND |  | 0 to 2.7 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Cc}}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, | $\mathrm{l}_{0}=0$ | 0.8 V to 2.7 V |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.5 V |  | 3 | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.5 V |  | 5 | pF |

(1) All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  | $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.2 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.5 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | 85 |  | 250 |  | 250 |  | 250 |  | 250 | MHz |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low | 5.9 | 1.9 |  | 1.9 |  | 1.9 |  | 1.9 |  | ns |
| $\mathrm{t}_{\mathrm{su}}$ | Setup time, data before CLK $\uparrow$ | 1.4 | 1.2 |  | 0.7 |  | 0.6 |  | 0.6 |  | ns |
| $\mathrm{t}_{\mathrm{n}}$ | Hold time, data after CLK $\uparrow$ | 0.1 | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | ns |

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=0.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=1.2 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.5 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX | MIN | MAX | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 85 | 250 |  | 250 |  | 250 |  |  | 250 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | Q | 7.3 | 1 | 4.5 | 0.8 | 2.9 | 0.7 | 1.5 | 2.8 | 0.7 | 2.2 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q | 7 | 1.2 | 5.3 | 0.8 | 3.6 | 0.8 | 1.5 | 2.9 | 0.7 | 2.2 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | 8.2 | 2 | 7.1 | 1 | 4.8 | 1.4 | 2.7 | 4.5 | 0.5 | 2.2 | ns |

## Operating Characteristics ${ }^{(1)}$

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $V_{C C}=0.8 \mathrm{~V}$ | $\mathrm{V}_{C C}=1.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{Cc}}=1.5 \mathrm{~V}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ (each output) ${ }^{(2)}$ | Power dissipation capacitance | Outputs enabled, 1 output switching |  | $\begin{aligned} & 1 \mathrm{f}_{\text {data }}=5 \mathrm{MHz}, \\ & 1 \mathrm{f}_{\text {clk }}=10 \mathrm{MHz}, \\ & 1 \mathrm{f}_{\text {out }}=5 \mathrm{MHz}, \\ & \mathrm{OE}=\mathrm{GND}, \\ & \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \end{aligned}$ | 24 | 24 | 24.1 | 26.2 | 31.2 | pF |
| $\mathrm{C}_{\mathrm{pd}(\mathrm{Z})}$ | Power dissipation capacitance | Outputs disabled, 1 clock and 1 data switching | $\begin{aligned} & 1 \mathrm{f}_{\text {data }}=5 \mathrm{MHz}, \\ & 1 \mathrm{f}_{\mathrm{clk}}=10 \mathrm{MHz}, \\ & \mathrm{f}_{\text {out }}=\text { not } \\ & \mathrm{switching,} \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \end{aligned}$ | 7.5 | 7.5 | 8 | 9.4 | 13.2 | pF |
| $\mathrm{C}_{\mathrm{pd}}$ (each clock) ${ }^{(3)}$ | Power dissipation capacitance | Outputs disabled, clock only switching | $\begin{aligned} & 1 \mathrm{f}_{\text {data }}=0 \mathrm{MHz}, \\ & 1 \mathrm{f}_{\mathrm{clk}}=10 \mathrm{MHz}, \\ & \mathrm{f}_{\text {out }}=\text { not } \\ & \mathrm{switching,} \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \end{aligned}$ | 13.8 | 13.8 | 14 | 14.7 | 17.5 | pF |

(1) Total device $\mathrm{C}_{\mathrm{pd}}$ for multiple ( n ) outputs switching and ( y ) clocks inputs switching $=\left\{\mathrm{n} * \mathrm{C}_{\mathrm{pd}}\right.$ (each output) $\}+\left\{\mathrm{y}\right.$ * $\mathrm{C}_{\mathrm{pd}}$ (each clock) $\}$
(2) $\mathrm{C}_{\mathrm{pd}}$ (each output) is the $\mathrm{C}_{\text {pd }}$ for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its $\mathrm{I}_{\mathrm{CC}}$ component has been subtracted out).
(3) $\mathrm{C}_{\mathrm{pd}}$ (each clock) is the $\mathrm{C}_{\mathrm{pd}}$ for the clock circuitry only as it operates at 10 MHz .

SCES403E-JULY 2002-REVISED APRIL 2007
PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\mathrm{PLH}} / \mathbf{t}_{\mathrm{PHL}}$ | Open |
| $\mathbf{t}_{\mathrm{PLZ}} / \mathbf{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathbf{t}_{\mathrm{PHZ}} / \mathbf{t}_{\mathrm{PZH}}$ | GND |


| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: |
| 0.8 V | 15 pF | $2 \mathrm{k} \Omega$ | 0.1 V |
| $1.2 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | 15 pF | $2 \mathrm{k} \Omega$ | 0.1 V |
| $1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | 15 pF | $2 \mathrm{k} \Omega$ | 0.1 V |
| $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 30 pF | $1 \mathrm{k} \Omega$ | 0.15 V |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 30 pF | $500 \Omega$ | 0.15 V |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


OLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, slew rate $\geq 1 \mathrm{~V} / \mathrm{ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74AUC16374DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AUC16374 | Samples |
| SN74AUC16374DGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MH374 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74AUC16374DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74AUC16374DGVR | TVSOP | DGV | 48 | 2000 | 330.0 | 16.4 | 7.1 | 10.2 | 1.6 | 12.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74AUC16374DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AUC16374DGVR | TVSOP | DGV | 48 | 2000 | 356.0 | 356.0 | 35.0 |



| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

