

www.ti.com

8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS


FEATURES

- Control Inputs $V_{\text{IH}}/V_{\text{IL}}$ Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 4000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

⁽¹⁾ Additional temperature ranges are available – contact factory



DESCRIPTION/ORDERING INFORMATION

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74LVC8T245 is optimized to operate with V_{CCA} and V_{CCB} set at 1.65 V to 5.5 V. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	TSSOP – PW	Tape and reel	SN74LVC8T245MPWREP	NH245MEP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



www.ti.com

INSTRUMENTS

EXAS

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74LVC8T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

The SN74LVC8T245 is designed so that the control pins (DIR and \overline{OE}) are supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, all outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

CONTRO	L INPUTS	OUTPUT C	CIRCUITS	OPERATION
OE	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Х	Hi-Z	Hi-Z	Isolation

FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)

(1) Input circuits of the data I/Os are always active.



To Seven Other Channels



www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA} V _{CCB}	Supply voltage range		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
VI	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
V	Voltage range applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state ⁽²⁾	B port	-0.5	6.5	v
V	Voltage range applied to any output in the high or low state $^{(2)(3)}$	A port	–0.5 V	_{CCA} + 0.5	V
Vo	voltage range applied to any output in the high of low state (B port	–0.5 V	_{ССВ} + 0.5	v
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through each V_{CCA} , V_{CCB} , and GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			88	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2)

(3) (4) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

SCES770-DECEMBER 2008

Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply valtage				1.65	5.5	V
V _{CCB}	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		$V_{CCI} \times 0.65$		
	High-level	Data inputs ⁽⁵⁾	2.3 V to 2.7 V		1.7		V
VIH	input voltage	Data Inputs ···	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			V _{CCI} × 0.35	
	Low-level	Data inputs ⁽⁵⁾	2.3 V to 2.7 V			0.7	V
V _{IL}	input voltage	Data Inputs ¹⁰	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		V _{CCA} × 0.65		
VIH	High-level	Control inputs	2.3 V to 2.7 V		1.7		V
• 10	input voltage	(referenced to V_{CCA}) ⁽⁶⁾	3 V to 3.6 V		2		•
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			V _{CCA} × 0.35	
VIL	Low-level	Control inputs	2.3 V to 2.7 V			0.7	V
۰IL	input voltage	(referenced to V_{CCA}) ⁽⁶⁾	3 V to 3.6 V			0.8	·
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage	Control inputs			0	5.5	V
	Input/output	Active state			0	V _{cco}	V
V _{I/O}	voltage	3-State			0	5.5	V
				1.65 V to 1.95 V		-4	
	I Pale la cal a david			2.3 V to 2.7 V		-8	
I _{ОН}	High-level output	current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
		ourroot		2.3 V to 2.7 V		8	
I _{OL}	Low-level output	current		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
۸+/۸۰.	Input transition	Data inputa	2.3 V to 2.7 V			20	nc/\/
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T _A	Operating free-air	temperature			-55	125	°C

 V_{CCI} is the V_{CC} associated with the data input port. (1)

(2)

 V_{CCO} is the V_{CC} associated with the output port. All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure (3) proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

All unused control inputs must be held at V_{CCA} or GND to ensure proper device operation and minimize power comsumption. For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V. For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V. (4)

(5)

(6)

www.ti.com

SCES770-DECEMBER 2008

Electrical Characteristics⁽¹⁾⁽²⁾

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDIT	IONS	V _{CCA}	V _{CCB}	MIN T	ΥΡ ΜΑΧ	MIN	MAX	UNIT
		I _{OH} = −100 μA,	$V_{I} = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V			V _{CCO} - 0.1		
		$I_{OH} = -4 \text{ mA},$	$V_I = V_{IH}$	1.65 V	1.65 V			1.2		
V _{он}		I _{OH} = -8 mA,	$V_{I} = V_{IH}$	2.3 V	2.3 V			1.9		V
		I _{OH} = -24 mA,	$V_{I} = V_{IH}$	3 V	3 V			2.4		
		I _{OH} = -32 mA,	$V_{I} = V_{IH}$	4.5 V	4.5 V			3.8		
		I _{OL} = 100 μA,	$V_{I} = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V				0.1	
		$I_{OL} = 4 \text{ mA},$	$V_I = V_{IL}$	1.65 V	1.65 V				0.45	
V _{OL}		I _{OL} = 8 mA,	$V_I = V_{IL}$	2.3 V	2.3 V				0.3	V
		I _{OL} = 24 mA,	$V_{I} = V_{IL}$	3 V	3 V				0.55	
		I _{OL} = 32 mA,	$V_I=V_IL$	4.5 V	4.5 V				0.55	
l _l	DIR	$V_I = V_{CCA}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V		±1		±2	μA
	A or B	VorV . Oto E C \	,	0 V	0 to 5.5 V		±1		±6	۸
l _{off}	port	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$		0 to 5.5 V	0 V		±1		±6	μA
l _{oz}	A or B port	$\frac{V_{O}}{OE} = V_{CCO} \text{ or GND},$ $\frac{V_{O}}{OE} = V_{IH}$		1.65 V to 5.5 V	1.65 V to 5.5 V		±1		±2	μΑ
				1.65 V to 5.5 V	1.65 V to 5.5 V				15	
I _{CCA}		$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	5 V	0 V				15	μΑ
				0 V	5 V				-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V				15	
I _{CCB}		$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	5 V	0 V				-2	μA
				0 V	5 V				15	
I _{CCA} +	I _{CCB}	$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V				25	μΑ
	A port	One A port at V_{CCA} DIR at V_{CCA} , B port	– 0.6 V, = open						50	
∆I _{CCA}	DIR	DIR at $V_{CCA} - 0.6$ V B port = open, A port at V_{CCA} or GI	Ι,	3 V to 5.5 V	3 V to 5.5 V				50	μΑ
∆I _{CCB}	B port	One B port at V _{CCB} DIR at GND, A port		3 V to 5.5 V	3 V to 5.5 V				50	μA
Ci	Control inputs	$V_I = V_{CCA}$ or GND		3.3 V	3.3 V		4		5	pF
C _{io}	A or B port	$V_{O} = V_{CCA/B}$ or GNE)	3.3 V	3.3 V		8.5		10	pF

 $\begin{array}{ll} \mbox{(1)} & V_{CCO} \mbox{ is the } V_{CC} \mbox{ associated with the output port.} \\ \mbox{(2)} & V_{CCI} \mbox{ is the } V_{CC} \mbox{ associated with the input port.} \end{array}$



www.ti.com

SCES770-DECEMBER 2008

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{ССВ} = ± 0.		V _{ССВ} ± 0.	= 5 V 5 V	UNIT
	(INFUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.7	25.9	1.3	13.2	1	11.4	0.8	11.1	ns
t _{PHL}	~	В	1.7	23.9	1.5	13.2		11.4	0.0	11.1	115
t _{PLH}	В	А	0.9	28.8	0.8	27.6	0.7	27.4	0.7	27.4	ns
t _{PHL}	В	~	0.3	20.0	0.0	21.0	0.7	27.4	0.7	27.4	115
t _{PHZ}	OE	А	1.5	33.6	1.5	33.4	1.5	33.3	1.4	33.2	ns
t _{PLZ}	UL	A	1.5	55.0	1.5	55.4	1.5	55.5	1.4	55.Z	115
t _{PHZ}	OE	В	2.4	36.2	1.9	17.1	1.7	16	1.3	14.3	ns
t _{PLZ}	UL	D	2.4	50.2	1.5	17.1	1.7	10	1.5	14.5	115
t _{PZH}	OE	А	0.4	28	0.4	27.8	0.4	27.7	0.4	27.7	ns
t _{PZL}	UL UL	A	0.4	20	0.4	21.0	0.4	21.1	0.4	21.1	115
t _{PZH}	OE	В	1.8	40	1.5	20	1.2	16.6	0.9	14.8	ns
t _{PZL}	JL	В	1.0	40	1.5	20	1.2	10.0	0.9	14.0	115

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.	= 3.3 V 3 V	V _{CCB} ± 0.		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	25.4	1.2	13	0.8	10.2	0.6	8.8	ns
t _{PHL}	A	а	1.5	23.4	1.2	15	0.0	10.2	0.0	0.0	115
t _{PLH}	В	А	1.2	13.3	1	13.1	1	12.9	0.9	12.8	ns
t _{PHL}	Б	Δ	1.2	15.5	I	15.1	1	12.3	0.5	12.0	115
t _{PHZ}	OE	А	1.4	13	1.4	13	1.4	13	1.4	13	ns
t _{PLZ}	UL	A	1.4	15	1.4	15	1.4	15	1.4	15	115
t _{PHZ}	OE	В	2.3	33.6	1.8	15	1.7	14.3	0.9	10.9	ns
t _{PLZ}	UL	а	2.0	55.0	1.0	15	1.7	14.5	0.5	10.5	115
t _{PZH}	OE	А	1	17.2	1	17.3	1	17.2	1	17.3	ns
t _{PZL}	UL	A	1	17.2	I	17.5	1	17.2	I	17.5	115
t _{PZH}	OE	В	1.7	32.2	1.5	18.1	1.2	14.1	1	11.2	ns
t _{PZL}	UL	d	1.7	52.2	1.5	10.1	1.2	14.1	1	11.2	115



www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.15		V _{CCB} = ± 0.2		V _{CCB} = ± 0.		V _{CCB} ± 0.		UNIT
	(INFUT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	1.5	25.2	1.1	12.8	0.8	10.3	0.5	10.4	ns
t _{PHL}	~	В	1.5	25.2	1.1	12.0	0.0	10.5	0.5	10.4	115
t _{PLH}	В	А	0.8	11.2	0.8	10.2	0.7	10.1	0.6	10	ns
t _{PHL}	D	Λ	0.0	11.2	0.0	10.2	0.7	10.1	0.0	10	115
t _{PHZ}	OE	А	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
t _{PLZ}	OL	A	1.0	12.2	1.0	12.2	1.0	12.2	1.0	12.2	115
t _{PHZ}	OE	В	2.1	33	1.7	14.3	1.5	12.6	0.8	10.3	ns
t _{PLZ}	UL	В	2.1	55	1.7	14.5	1.5	12.0	0.0	10.5	115
t _{PZH}	OE	А	0.8	14.1	0.8	13.6	0.8	13.2	0.8	13.6	ns
t _{PZL}	ΟL	A	0.0	14.1	0.0	13.0	0.0	13.2	0.0	13.0	115
t _{PZH}	OE	В	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
t _{PZL}	UE	D	1.0	51.7	1.4	10.4	1.1	12.9	0.9	10.9	115

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1			2.5 V .2 V	V _{CC} = ± 0.		V _{CC} = ± 0.		UNIT
	(INPUT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	25.4	1	12.8	0.7	10	0.4	8.2	ns
t _{PHL}	~	В	1.5	20.4	1	12.0	0.7	10	0.4	0.2	115
t _{PLH}	В	А	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	ns
t _{PHL}	В	A	0.7	11	0.4	0.0	0.5	0.5	0.5	0.5	115
t _{PHZ}	OE	А	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
t _{PLZ}	UE	A	0.5	9.4	0.5	9.4	0.5	9.4	0.5	9.4	115
t _{PHZ}	OE	В	2	32.7	1.6	13.7	1.4	12	0.7	9.7	ns
t _{PLZ}	UE	Б	2	32.7	1.0	13.7	1.4	12	0.7	9.7	115
t _{PZH}	OE	А	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	2
t _{PZL}	UE	A	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
t _{PZH}	OE	В	1 5	31.6	1.3	18.4	1	13.7	0.9	10.7	20
t _{PZL}	UE	Б	1.5	31.0	1.3	10.4	Ι	13.7	0.9	10.7	ns

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8 V TYP	V _{CCA} = V _{CCB} = 2.5 V TYP	V _{CCA} = V _{CCB} = 3.3 V TYP	V _{CCA} = V _{CCB} = 5 V TYP	UNIT	
C _{pdA} ⁽¹⁾	A-port input, B-port output		2	2	2	3		
C _{pdA} ` ′	B-port input, A-port output	$C_{L} = 0,$	12	13	13	16	~~	
C _{pdB} ⁽¹⁾	A-port input, B-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	13	13	14	16	pF	
CpdB	B-port input, A-port output		2	2	2	3		


(1) Power dissipation capacitance per transceiver

SN74LVC8T245-EP



www.ti.com

SCES770-DECEMBER 2008



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , dv/dt \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



21-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CLVC8T245MRHLTEP	ACTIVE	VQFN	RHL	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P8T245M	Samples
SN74LVC8T245MDWREP	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	LVC8T245M	Samples
SN74LVC8T245MPWREP	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	NH245MEP	Samples
V62/09615-01XE	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	NH245MEP	Samples
V62/09615-01YE	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	LVC8T245M	Samples
V62/09615-01ZE	ACTIVE	VQFN	RHL	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P8T245M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

21-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC8T245-EP :

- Catalog: SN74LVC8T245
- Automotive: SN74LVC8T245-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA




NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA



- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. JEDEC MO-241 package registration pending.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated