











TXS0206A

SCES833B-NOVEMBER 2011-REVISED APRIL 2016

# TXS0206A SD Card Voltage-Translation Transceiver

#### **Features**

- Level Translator
  - V<sub>CCA</sub> and V<sub>CCB</sub> Range of 1.1 V to 3.6 V
  - Fast Propagation Delay (4.4 ns Maximum) When Translating Between 1.8 V and 3 V)
- ESD Protection Exceeds JESD 22
  - 2500-V Human-Body Model (A114-B)
  - 250-V Machine Model (A115-A)
  - 1500-V Charged-Device Model (C101)

### **Applications**

- Mobile Phones
- **Tablet PCs**
- **Notebooks**
- **Ultrabook Computers**

### 3 Description

The TXS0206A is a level shifter for interfacing microprocessors with MultiMediaCards (MMCs), secure digital (SD) cards, and Memory Stick™ cards.

The voltage-level translator has two supply voltage pins.  $V_{\text{CCA}}$  as well as  $V_{\text{CCB}}$  can be operated over the full range of 1.1 V to 3.6 V. The TXS0206A enables system designers to easily interface applications processors or digital basebands to memory cards and SDIO peripherals operating at a different I/O voltage level.

The TXS0206A is offered in a 20-bump wafer chip package (WCSP). This package has dimensions of 1.96 mm x 1.56 mm, with a 0.4-mm ball pitch for effective board-space savings. Memory cards are widely used in mobile phones, PDAs, digital cameras, personal media players, camcorders, settop boxes, etc. Low static power consumption and small package size make the TXS0206A an ideal choice for these applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE	
TXS0206A	DSBGA (20)	1.96 mm × 1.56 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Application Example





### **Table of Contents**

1	Features 1	1	Parameter Measurement Information	15
2	Applications 1	8	Detailed Description	16
3	Description 1		8.1 Overview	16
	Revision History2		8.2 Functional Block Diagram	16
	Pin Configuration and Functions3		8.3 Feature Description	17
	Specifications4		8.4 Device Functional Modes	18
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	19
	6.2 ESD Ratings		9.1 Application Information	
	6.3 Recommended Operating Conditions		9.2 Typical Application	19
	6.4 Thermal Information		9.3 System Examples	<mark>2</mark> 1
	6.5 Electrical Characteristics	10	Power Supply Recommendations	
	6.6 Timing Requirements— $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V}$	11	Layout	
	6.7 Timing Requirements— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \dots 8$		11.1 Layout Guidelines	
	6.8 Timing Requirements— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 8$		11.2 Layout Example	23
	6.9 Switching Characteristics— $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V} \dots 9$	12	Device and Documentation Support	
	6.10 Switching Characteristics— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$		12.1 Documentation Support	
			12.2 Community Resources	
	6.11 Switching Characteristics— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \cdot 11$		12.3 Trademarks	
	6.12 Operating Characteristics —V <sub>CCA</sub> = 1.2 V 12		12.4 Electrostatic Discharge Caution	24
	6.13 Operating Characteristics —V <sub>CCA</sub> = 1.8 V 13		12.5 Glossary	<u>2</u> 4
	6.14 Operating Characteristics — V <sub>CCA</sub> = 3.3 V 13	13	Mechanical, Packaging, and Orderable	
	6.15 Typical Characteristics		Information	24

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (May 2012) to Revision B


Page

Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes,
 Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
 Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted the ordering information. See POA at the end of the datasheet.



# 5 Pin Configuration and Functions

YFP Package 20-Pin DSBGA Top View



### **Pin Assignments**

	1	2	3	4
Α	DAT2A	V <sub>CCA</sub>	WP	DAT2B
В	DAT3A	CD	$V_{CCB}$	DAT3B
С	CMDA	GND	GND	CMDB
D	DAT0A	CLKA	CLKB	DAT0B
E	DAT1A	CLK-f	EN	DAT1B

#### **Pin Functions**

PIN		TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
A1	DAT2A	I/O	Data bit 2 connected to host. Referenced to $V_{CCA}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCA}$ .
A2	$V_{CCA}$	Pwr	A-port supply voltage. V <sub>CCA</sub> powers all A-port I/Os and control inputs.
А3	WP	0	Connected to write protect on the mechanical connector. The WP pin has an internal 100-k $\Omega$ ( $\pm$ 30%) pullup resistor to V <sub>CCA</sub> . Leave unconnected if not used.
A4	DAT2B	I/O	Data bit 2 connected to memory card. Referenced to $V_{CCB}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCB}$ .
B1	DAT3A	I/O	Data bit 3 connected to host. Referenced to $V_{CCA}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCA}$ .
B2	CD	0	Connected to card detect on the mechanical connector. The CD pin has an internal 100-k $\Omega$ (± 30%) pullup resistor to $V_{CCA}$ . Leave unconnected if not used.
В3	V <sub>CCB</sub>	Pwr	B-port supply voltage. V <sub>CCB</sub> powers all B-port I/Os.
B4	DAT3B	I/O	Data bit 3 connected to memory card. Referenced to $V_{CCB}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCB}$ .
C1	CMDA	I/O	Command bit connected to host. Referenced to $V_{CCA}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCA}$ .
C2	GND	_	Ground
C3	GND	_	Ground
C4	CMDB	I/O	Command bit connected to memory card. Referenced to $V_{CCB}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCB}$ .
D1	DAT0A	I/O	Data bit 0 connected to host. Referenced to $V_{CCA}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCA}$ .
D2	CLKA	1	Clock signal connected to host. Referenced to V <sub>CCA</sub> .
D3	CLKB	0	Clock signal connected to memory card. Referenced to V <sub>CCB</sub> .
D4	DAT0B	I/O	Data bit 0 connected to memory card. Referenced to $V_{CCB}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCB}$ .
E1	DAT1A	I/O	Data bit 1 connected to host. Referenced to $V_{CCA}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCA}$ .
E2	CLK-f	0	Clock feedback to host for resynchronizing data to a processor. Leave unconnected if not used.
E3	EN	I	Enable/disable control. Pull EN low to place all outputs in Hi-Z state. Referenced to V <sub>CCA</sub> .
E4	DAT1B	I/O	Data bit 1 connected to memory card. Referenced to $V_{CCB}$ . Includes a 40-k $\Omega$ pullup resistor to $V_{CCB}$ .



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage, A-Port	-0.5	4.6	V	
$V_{CCB}$	Supply voltage, B-Port		-0.5	4.6	٧
		I/O ports (A port)	-0.5	4.6	
VI	Input voltage	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
\/	Voltage range applied to any output in the high-impedance or power-off state	A port	-0.5	4.6	V
Vo		B port	-0.5	4.6	V
V		A port	-0.5	4.6	V
Vo	Voltage range applied to any output in the high or low state	B port	-0.5	4.6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>-</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current				mA
	Continuous current through V <sub>CCA</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V
		Machine model (MM)	±250	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

See<sup>(1)</sup>

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT	
V <sub>CCA</sub>	Supply voltage				1.1	3.6	V	
V <sub>CCB</sub>	Supply voltage				1.1	3.6	V	
	High-level input voltage		A-Port CMD and	1.1 V to 1.95 V	1.1 V to 1.95 V			
$V_{IH}$		DATA I/Os B-Port CMD and DATA I/Os	1.95 V to 3.6 V	1.95 V to 3.6 V	V <sub>CCI</sub> - 0.2	V <sub>CCI</sub>	V	
		EN and CLKA	1.1 V to 3.6 V	1.1 V to 3.6 V	V <sub>CCI</sub> × 0.65	$V_{CCI}$		
		A-Port CMD and	1.1 V to 1.95 V	1.1 V to 1.95 V				
V <sub>IL</sub>	Low-level input voltage	DATA I/Os B-Port CMD and DATA I/Os	1.95 V to 3.6 V	1.95 V to 3.6 V	0	0.15	V	
		EN and CLKA	1.1 V to 3.6 V	1.1 V to 3.6 V	0	$V_{CCI} \times 0.35$		
V	Output voltage	Active state			0	$V_{CCO}$	V	
Vo	Output voltage	3-state			0	3.6	V	
			1.1 V to 3.6 V			-100	μΑ	
,			1.1 V to 1.3 V			-0.5		
	High lavel autout august (CLK	rrant (CLV facitorit)	1.4 V to 1.6 V	111/40261/		-1	1	
I <sub>OH</sub>	High-level output current (CLK-f output)		1.65 V to 1.95 V	1.1 V to 3.6 V		-2	mA	
						-4		
			3 V to 3.6 V			-8		
			1.1 V to 3.6 V		100		μΑ	
	Low-level output current (CLK-f output)		1.1 V to 1.3 V			0.5		
			1.4 V to 1.6 V	111// 26//	1			
I <sub>OL</sub>	Low-level output cur	rent (CEK-i output)	1.65 V to 1.95 V	1.1 V to 3.6 V		2		
			2.3 V to 2.7 V		4			
			3 V to 3.6 V			8		
				1.1 V to 3.6 V		-100	μΑ	
				1.1 V to 1.3 V		-0.5		
	High-level output cui	rrant (CLK autaut)	1.1 V to 3.6 V	1.4 V to 1.6 V		-1		
I <sub>OH</sub>	nigri-level output cui	ireni (CER output)	1.1 V 10 3.6 V	1.65 V to 1.95 V		-2	mA	
				2.3 V to 2.7 V		-4		
				3 V to 3.6 V		-8		
				1.1 V to 3.6 V		100	μΑ	
				1.1 V to 1.3 V		0.5		
L.	Low lovel autout au	ront (CLK output)	1.1 V to 3.6 V	1.4 V to 1.6 V		1		
I <sub>OL</sub>	Low-level output current (CLK output)		1.1 V 10 3.0 V	1.65 V to 1.95 V		2	mA	
				2.3 V to 2.7 V		4		
				3 V to 3.6 V		8		
Δt/Δν	Input transition rise of	or fall rate				5	ns/V	
T <sub>A</sub>	Operating free-air te	mperature			-40	85	°C	

<sup>(1)</sup> All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.



#### 6.4 Thermal Information

		TXS0206A	
	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	71.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	10.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
		$I_{OH} = -100 \mu A$	1.1 V to 3.6 V	1.65 V to 3.6 V	$V_{CCA} \times 0.8$		
		$I_{OH} = -0.5 \text{ mA}$	1.1 V	1.65 V to 3.6 V	0.8		
	A port	$I_{OH} = -1 \text{ mA}$	1.4 V	1.65 V to 3.6 V	1.05		
	(CLK-f output)	I <sub>OH</sub> = -2 mA	1.65 V	1.65 V to 3.6 V	1.2		
$V_{OH}$		$I_{OH} = -4 \text{ mA}$	2.3 V	1.65 V to 3.6 V	1.75		V
		$I_{OH} = -8 \text{ mA}$	3 V	1.65 V to 3.6 V	2.3		
	A port (DAT and CMD outputs)	I <sub>OH</sub> = -20 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V <sub>CCA</sub> × 0.8		
		$I_{OL} = 100 \mu A$	1.1 V to 3.6 V	1.65 V to 3.6 V		$V_{CCA} \times 0.2$	
	A port (CLK-f output)	$I_{OL} = 0.5 \text{ mA}$	1.1 V	1.65 V to 3.6 V		0.35	
		I <sub>OL</sub> = 1 mA	1.4 V	1.65 V to 3.6 V		0.35	V
		$I_{OL} = 2 \text{ mA}$	1.65 V	1.65 V to 3.6 V		0.45	V
		I <sub>OL</sub> = 4 mA	2.3 V	1.65 V to 3.6 V		0.55	
$V_{OL}$		I <sub>OL</sub> = 8 mA	3 V	1.65 V to 3.6 V		0.7	
		I <sub>OL</sub> = 135 μA	1.1 V	1.65 V to 3.6 V		0.4	
	A port	$I_{OL} = 180 \mu A$	1.4 V	1.65 V to 3.6 V		0.4	
	(DAT and CMD	I <sub>OL</sub> = 220 μA	1.65 V	1.65 V to 3.6 V		0.4	V
	outputs)	I <sub>OL</sub> = 300 μA	2.3 V	1.65 V to 3.6 V		0.4	
		$I_{OL} = 400 \mu A$	3 V	1.65 V to 3.6 V		0.55	
		I <sub>OH</sub> = -100 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V <sub>CCB</sub> × 0.8		
	B port	$I_{OH} = -2 \text{ mA}$	1.1 V to 3.6 V	1.65 V	1.2		
V <sub>OH</sub>	(CLK output)	$I_{OH} = -4 \text{ mA}$	1.1 V to 3.6 V	2.3 V	1.75		V
*UH		$I_{OH} = -8 \text{ mA}$	1.1 V to 3.6 V	3 V	2.3		•
	B port (DAT output)	I <sub>OH</sub> = -20 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V <sub>CCB</sub> <b>×</b> 0.8		

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.



### **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN TYP <sup>(1)</sup> MAX	UNIT
		I <sub>OL</sub> = 100 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	$V_{CCB} \times 0.2$	
	Phort	I <sub>OL</sub> = 2 mA	1.1 V to 3.6 V	1.65 V	0.45	V
	B port	I <sub>OL</sub> = 4 mA	1.1 V to 3.6 V	2.3 V	0.55	V
V		$I_{OL} = 8 \text{ mA}$	1.1 V to 3.6 V	3 V	0.7	
V <sub>OL</sub>		I <sub>OL</sub> = 135 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	0.4	
	B port (DAT output)	I <sub>OL</sub> = 220 μA	1.1 V to 3.6 V	1.65 V	0.4	V
		I <sub>OL</sub> = 300 μA	1.1 V to 3.6 V	2.3 V	0.4	
		I <sub>OL</sub> = 300 μA	1.1 V to 3.6 V	3 V	0.55	
I <sub>I</sub>	Control inputs	$V_I = V_{CCA}$ or GND	1.1 V to 3.6 V	1.65 V to 3.6 V	±1	μΑ
$I_{CCA}$	A port	$V_I = V_{CCI}, I_O = 0$	1.1 V to 3.6 V	1.65 V to 3.6 V	7	μΑ
I <sub>CCB</sub>	B port	$V_I = V_{CCI}, I_O = 0$	1.1 V to 3.6 V	1.65 V to 3.6 V	11	μA
C	A port				5.5 6.5	pF
C <sub>io</sub>	B port				7 9.5	рг
_	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND			3.5 4.5	~F
Ci	Clock input	V <sub>I</sub> = V <sub>CCA</sub> or GND			3 4	pF

# 6.6 Timing Requirements— $V_{CCA}$ = 1.2 V $\pm$ 0.1 V

over recommended operating free-air temperature range (unless otherwise noted)

				V <sub>cc</sub>	MIN	MAX	UNIT	
				Push-pull	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		40	
Data rate		C =	driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		40	Mhma	
		Command	Open-drain	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	Mbps	
			driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1		
		Clast		V <sub>CCB</sub> = 1.8 V ± 0.15 V		40	NAL 1-	
	Data	Clock	Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		40	MHz	
		Data	driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		40	NAhma	
		Data		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		40	Mbps	
			Push-pull driving	V <sub>CCB</sub> = 1.8 V ± 0.15 V	25		-	
				$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	25		ns	
		Command	Open-drain	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1			
	Pulse		driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1		μs	
t <sub>W</sub>	duration	Clast		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	10			
		Clock	Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	8.3		ns	
		Data	driving	V <sub>CCB</sub> = 1.8 V ± 0.15 V	25			
		Data		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	25		ns	



# 6.7 Timing Requirements— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

				V <sub>cc</sub>	MIN MAX	UNIT	
			Push-pull	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	60		
		Command	driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	60	Mbpa	
		Command	Open-drain	V <sub>CCB</sub> = 1.8 V ± 0.15 V	1	Mbps	
Data rata			driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1		
Data rate	(	Clock		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	60	MHz	
		Clock	Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	60	IVITZ	
		Data	driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	60	Mhno	
		Data		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	60	Mbps	
			Push-pull driving	V <sub>CCB</sub> = 1.8 V ± 0.15 V	17	20	
		Command		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	17	ns	
		Command	Open-drain	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1		
	Pulse		driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	μs	
$t_W$	duration	Clock		V <sub>CCB</sub> = 1.8 V ± 0.15 V	8.3	20	
		Clock	Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	8.3	ns	
		Doto	driving	V <sub>CCB</sub> = 1.8 V ± 0.15 V	17		
		Data		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	17	ns	

# 6.8 Timing Requirements— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

		·		V <sub>cc</sub>	MIN MAX	UNIT	
			Push-pull	V <sub>CCB</sub> = 1.8 V ± 0.15 V	60		
Data rate	Command	driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	60	Mhna		
	Command	Open-drain	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1	Maha		
		driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	Mbps  MHz  Mbps  ns		
	Clock		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	55	MUz		
	Data	Clock	Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	55	IVITIZ	
		Doto	driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	60	Mbps	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	60	Mibps		
			Push-pull	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	17	no	
		Command	driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	17	115	
		Command	Open-drain	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1		
	Pulse		driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	μδ	
t <sub>W</sub> duration	duration	Clock		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	9	20	
		Clock	Push-pull	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	9	ns	
	Data	Data	driving	V <sub>CCB</sub> = 1.8 V ± 0.15 V	17		
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	17	ns		



# 6.9 Switching Characteristics— $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN	MAX	UNIT
	CMDA	CMDB	V <sub>CCB</sub> = 1.8 V ± 0.15 V		5.7	
	CIVIDA	CMDB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.4	
	CMDB	CMDA	V <sub>CCB</sub> = 1.8 V ± 0.15 V		6.7	
	CMDB	CMDA	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.8	
	OLIVA	CLKD	V <sub>CCB</sub> = 1.8 V ± 0.15 V		6.2	
	CLKA	CLKB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.5	
t <sub>pd</sub>	DAT	DATE	V <sub>CCB</sub> = 1.8 V ± 0.15 V		7.6	ns
	DATxA	DATxB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		7.5	
	DATE	DAT	V <sub>CCB</sub> = 1.8 V ± 0.15 V		6.3	
	DATxB	DATxA	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.6	
	01.144	0114.4	V <sub>CCB</sub> = 1.8 V ± 0.15 V		12	
	CLKA	CLK-f	V <sub>CCB</sub> = 3.3 V ± 0.3 V		7.9	
		5 .	V <sub>CCB</sub> = 1.8 V ± 0.15 V		1	
	EN	B-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
t <sub>en</sub>		_	V <sub>CCB</sub> = 1.8 V ± 0.15 V		1	μs
	EN	A-port	V <sub>CCB</sub> = 3.3 V ± 0.3 V		1	
		_	V <sub>CCB</sub> = 1.8 V ± 0.15 V		412	
<sup>t</sup> dis	EN	B-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		363	
			V <sub>CCB</sub> = 1.8 V ± 0.15 V		423	ns
	EN	A-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		422	
		CMDA rise time		3.5	8.4	
	CMDA			3.4	8.1	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1	4.7	
rA	CLK-f r	CLK-f rise time  DATxA rise time		 1	4.1	ns
				3.5	8.4	
	DATxA			3.4	8.1	
				1.4	6.5	
	CMDB	rise time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	3.1	
t <sub>rB</sub>	CLKB r	ise time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.6	5.9	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.5	4.3	
	DATxB	rise time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.4	10.9	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	5	
	CMDA	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.4	5.7	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	5.1	
fA	CLK-f	all time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.8	2.5	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.8	3	
	DATxA	fall time	V <sub>CCB</sub> = 1.8 V ± 0.15 V	2.4	5.7	
			V <sub>CCB</sub> = 3.3 V ± 0.3 V	1.9	5.1	
<sup>†</sup> ₁B	CMDB	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.2	5.4	ns
			V <sub>CCB</sub> = 3.3 V ± 0.3 V	0.6	3.6	
	CLKB	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.6	6.3	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.5	4	
	DATxB	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	6.3	
		DATAB Idil tille		0.5	3.6	
t <sub>SK(O)</sub>		o-channel	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	ns
ON(O)	sk	ew	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	



# Switching Characteristics— $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN MAX	UNIT
Command		Duch ault driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	40	
	Command	Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	40	Mbps MHz Mbps
	Command	On an drain driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1	
Max data rate		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	
Max data fate	Clé	n ale	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	40	
Cloc	Cit	JCK	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	60	
	nto.	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	40	Mhna	
	Da	ala	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	40	ivibps

# 6.10 Switching Characteristics— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN	MAX	UNIT
	CMDA	CMDD	V <sub>CCB</sub> = 1.8 V ± 0.15 V		4.9	
	CMDA	CMDB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.3	
	CMDD	CMDA	V <sub>CCB</sub> = 1.8 V ± 0.15 V		5.6	
	CMDB	CMDA	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.6	
	CLKA	CLKB	V <sub>CCB</sub> = 1.8 V ± 0.15 V		5.4	
	CLKA	CLKB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.4	
t <sub>pd</sub>	DATxA	DATxB	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		5	ns
	DATXA	DAIXB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.4	
	DATAB	DATXB DATXA $ \frac{V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}}{V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}} $ 5.4	5.4			
	DAIXB		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.5	
	CLKA	CLK-f	V <sub>CCB</sub> = 1.8 V ± 0.15 V		10.2	
	CLKA		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.7	
t <sub>en</sub>	FN.	Daniel	V <sub>CCB</sub> = 1.8 V ± 0.15 V		1	μs
	EN	B-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
	EN	A-port	V <sub>CCB</sub> = 1.8 V ± 0.15 V		1	
	EN		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
	EN	B-port	V <sub>CCB</sub> = 1.8 V ± 0.15 V		411	
	EN		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		411	
t <sub>dis</sub>	EN	At	V <sub>CCB</sub> = 1.8 V ± 0.15 V		413	ns
	EN	A-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		361	
	CMDA	sia a tima a	V <sub>CCB</sub> = 1.8 V ± 0.15 V	2.1	4.5	
	CIVIDA	rise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.1	4.1	
	CLV.f.	ing time	V <sub>CCB</sub> = 1.8 V ± 0.15 V	0.6	2.5	
t <sub>rA</sub>	CLK-II	ise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	2.3	ns
	DATVA	ria a tima a	V <sub>CCB</sub> = 1.8 V ± 0.15 V	1.8	4.5	
	DATXA	rise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.8	4.2	
	CMDD	rina tima	V <sub>CCB</sub> = 1.8 V ± 0.15 V	1.4	6.6	
	CIVIDB	rise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.7	3.8	ns
	CL VD -	ise time	V <sub>CCB</sub> = 1.8 V ± 0.15 V	0.5	5.8	
t <sub>rB</sub>	CLKB	ise uitie	V <sub>CCB</sub> = 3.3 V ± 0.3 V	0.5	4.4	
	DATOR	rice time	V <sub>CCB</sub> = 1.8 V ± 0.15 V	1.4	10.8	
	DATXB	rise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.7	8	

Product Folder Links: TXS0206A

Copyright © 2011–2016, Texas Instruments Incorporated



# Switching Characteristics— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN	MAX	UNIT	
	CMDA	CMDA fall time		0.4	3.4		
	CIVIDA			0.3	2.9		
4	CLK f	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.3	2.8	ns	
t <sub>fA</sub>	CLK-I	CLK-f fall time		0.3	2.8	115	
	DATVA	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.4	3.4		
	DATXA	i all time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.3	2.9		
	CMDB	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.1	6.3		
$t_{f_{\mathbf{B}}}$	CIVIDB	iaii iiiile	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	3.7		
	CLVB	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.6	8.7	ns	
	CLNB	iali lilile	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.5	4.1	113	
	DATVE	DATxB fall time		1.2	7		
	DATXB			0.2	4		
4	Channel-	to-channel	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1		
t <sub>SK(O)</sub>	sł	ew	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	ns	
		Push-pull driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		60		
	Command	Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60	Mbps	
Max data rate	Command	Open-drain driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	Radini	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1		
		lock	V <sub>CCB</sub> = 1.8 V ± 0.15 V		60	MHz	
	Cl	IUUN	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60	IVITIZ	
		ata	V <sub>CCB</sub> = 1.8 V ± 0.15 V		60		
		ala	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60	Mbps	

# 6.11 Switching Characteristics— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN MAX	UNIT	
	OMPA	OMPR	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	5.3		
	CMDA	CMDB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3.2		
	CMDD	CMDA	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	5.1		
	CMDB	CMDA	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3		
	CLKA	CLIVE	V <sub>CCB</sub> = 1.8 V ± 0.15 V	4.8	ns - ns	
	CLKA	CLKB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3.1		
t <sub>pd</sub>	DATxA	DATxB	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	ns	ns	
	DATXA	DATXB	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3.2		
	DATxB	DATxA	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	9.6	_	
	DATXB	DATXA	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	5.1		
	CLKA	CLK-f	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	6.8		
	CLKA	CLK-I	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.2	ı	
	EN	B-port	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1		
4	EIN	Б-роп	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1		
t <sub>en</sub>	EN	A-port	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1	μs	
	EIN	A-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1		
	EN	B-port	V <sub>CCB</sub> = 1.8 V ± 0.15 V	410		
	EN	ь-роп	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	364	no	
t <sub>dis</sub>	EN	A port	V <sub>CCB</sub> = 1.8 V ± 0.15 V	396	ns	
	EIN	A-port	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	398		



# Switching Characteristics— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN	MAX	UNIT	
	OMPA		V <sub>CCB</sub> = 1.8 V ± 0.15 V	1.4	4.2		
	CMDA	rise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.4	4.2		
	0114.4	CLK-f rise time		0.5	1.5		
A	CLK-t r			0.5	1.4	ns	
	DAT	-1 41	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.4	3.4		
	DATXA	DATxA rise time		1.3	3		
	CMDD	-1	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.4	6.4		
	CMDB	rise time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9	4		
t <sub>rB</sub>	OLIVD.	i 4!	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.6	5.9		
	CLKB	CLKB rise time		0.5	4.4	ns	
	DATxB rise time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.4	14		
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9	14		
t <sub>íA</sub>	CMDA fall time		V <sub>CCB</sub> = 1.8 V ± 0.15 V	0.8	2.3		
	CMDA	tali time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.8	2.3		
	CLV	fall times	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.4	1.3		
	CLK-I	fall time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.4	1.3	ns	
	DATVA	fall time	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.8	2.2		
	DATXA	DATxA fall time		0.7	2		
	CMDB fall time		V <sub>CCB</sub> = 1.8 V ± 0.15 V	0.8	6.2		
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.8	5		
	CLIKE	2002 4 0 0		0.6	7.8		
3	CLKB	fall time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.5	4.3	ns	
	DAT D	6.0.6	V <sub>CCB</sub> = 1.8 V ± 0.15 V	0.7	6.8		
	DATXB	fall time	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	5		
	Channel-	to-channel	V <sub>CCB</sub> = 1.8 V ± 0.15 V		1		
K(O)	sk	ew	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	ns	
		5	V <sub>CCB</sub> = 1.8 V ± 0.15 V		60		
Max data rate		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60		
	Command	0 1 1 1 1 1 1	V <sub>CCB</sub> = 1.8 V ± 0.15 V		1	Mbps	
		Open-drain driving	V <sub>CCB</sub> = 3.3 V ± 0.3 V		1		
	21		V <sub>CCB</sub> = 1.8 V ± 0.15 V		55		
	Cli	ock	V <sub>CCB</sub> = 3.3 V ± 0.3 V		55	MHz	
	_		V <sub>CCB</sub> = 1.8 V ± 0.15 V		60		
	Da	Data			60	Mbps	

# 6.12 Operating Characteristics —V<sub>CCA</sub> = 1.2 V

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST	V <sub>CCB</sub>	UNIT		
FARAIVETER			CONDITIONS	1.8 V	3.3 V	UNIT
A-port input, B-port output  B-port input, A-port output	CLK Enabled		15.1	15		
	DATA Enabled		9.26	9.19		
		DATA Enabled	$C_L = 0$ ,	12.4	11.9	
C <sub>pdA</sub> <sup>(1)</sup>	A-port input,	CLK Disabled	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	0.1	0.1	pF
B-port output	DATA Disabled		1.3	1.3		
	B-port input, A-port output	DATA Disabled		0.1	0.1	

(1) Power dissipation capacitance per transceiver.



# Operating Characteristics —V<sub>CCA</sub> = 1.2 V (continued)

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST	V <sub>CCB</sub>	TYP	UNIT	
		CONDITIONS	1.8 V	3.3 V	UNIT	
A-port input, B-port output B-port input,	DATA Enabled		26.7	30.3		
	B-port input,	CLK Enabled		25.6	27	
C <sub>pdB</sub> <sup>(1)</sup>	A-port output	DATA Enabled	$C_L = 0,$ f = 10 MHz,	16.38	19.91	n.E
OpdB ` /	A-port input, B-port output B-port input, A-port output	DATA Disabled	$t_r = t_0 \text{ MHZ},$ $t_r = t_f = 1 \text{ ns}$	0.1	0.1	pF
		CLK Disabled		0.1	0.1	
		DATA Disabled		1.1	0.8	

# 6.13 Operating Characteristics —V<sub>CCA</sub> = 1.8 V

 $T_{\Delta} = 25^{\circ}C$ 

	DADAMETE	·n	TEST	V <sub>CCB</sub>	LINUT	
	PARAMETE	:K	CONDITIONS	1.8 V	3.3 V	UNIT
	A-port input,	CLK Enabled		17.5	17.1	
	B-port output	DATA Enabled	ed	9.96	9.82	
<b>c</b> (1)	B-port input, A-port output	DATA Enabled		15.6	14	
C <sub>pdA</sub> <sup>(1)</sup> A-port output  B-port output  B-port input, A-port output	A-port input,	CLK Disabled		0.1	0.1	pF
	DATA Disabled		1.3	1.3		
	DATA Disabled		0.1	0.1		
	A-port input, B-port output	DATA Enabled		26	28.5	
	B-port input,	CLK Enabled		25.8	27	
C <sub>pdB</sub> <sup>(1)</sup> A-port output  A-port input, B-port output  B-port input,	A-port output	DATA Enabled	$C_L = 0,$	16.69	19.6	Ī _
		DATA Disabled	$f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	0.1	0.1	pF
	CLK Disabled		0.1	0.1		
	A-port output	DATA Disabled		1.1	0.8	

<sup>(1)</sup> Power dissipation capacitance per transceiver.

# 6.14 Operating Characteristics — $V_{CCA} = 3.3 \text{ V}$

 $T_A = 25^{\circ}C$ 

	DADAMETE	,	TEST	V <sub>CCB</sub> TYP		UNIT
PARAMETER			CONDITIONS	1.8 V	3.3 V	ONII
A-port input, B-port output  B-port input, A-port output	CLK Enabled		17.5	17.1		
	DATA Enabled		12.50	13.29		
		DATA Enabled	$C_L = 0$ ,	15.6	14	
C <sub>pdA</sub> <sup>(1)</sup>	A-port input,	CLK Disabled	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	0.1	0.1	pF
B-port output	DATA Disabled		1.3	1.3		
	B-port input, A-port output	DATA Disabled		0.1	0.1	

Product Folder Links: TXS0206A

(1) Power dissipation capacitance per transceiver.





# Operating Characteristics — V<sub>CCA</sub> = 3.3 V (continued)

 $T_{\Delta} = 25^{\circ}C$ 

PARAMETER		TEST	V <sub>CCE</sub>	UNIT		
		CONDITIONS	1.8 V	3.3 V	UNII	
A-port input, B-port output B-port input,	DATA Enabled		26	28.5		
	B-port input,	CLK Enabled		25.8	27	
<b>c</b> (1)	A-port output	DATA Enabled	$C_L = 0,$	16.67	19.92	
C <sub>pdB</sub> <sup>(1)</sup> A-port input, B-port output  B-port input, A-port output	DATA Disabled	$f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	0.1	0.1	pF	
	CLK Disabled		0.1	0.1		
	DATA Disabled		1.1	0.8		

### 6.15 Typical Characteristics









Figure 2. Low-Level Output Voltage (CLKB) vs Low-Level Current (CLKA)

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



#### 7 Parameter Measurement Information



A. C<sub>L</sub> includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z<sub>O</sub> = 50 W, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Product Folder Links: TXS0206A

**ENABLE AND DISABLE TIMES** 




### 8 Detailed Description

#### 8.1 Overview

The TXS0206A is a complete application-specific voltage-translator designed to bridge the digital switching compatibility gap and interface logic threshold levels between a micrprocessor with MMC, SD, and Memory Stick™ cards. It is intended to be used in a point-to-point topology when interfacing these devices that may or may not be operating at different interface voltages.

### 8.2 Functional Block Diagram



Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



#### 8.3 Feature Description

#### 8.3.1 Architecture

The CLKA, CLKB, and CLK-f subsystem interfaces consist of a fully-buffered voltage translator design that has its output transistors to source and sink current optimized for drive strength. CLKA is a CMOS input and therefore must not be left floating.

The SDIO lines comprise a semi-buffered auto-direction-sensing based translator architecture (see Figure 4) that does not require a direction-control signal to control the direction of data flow of the A to B ports (or from B to A ports).




Figure 4. Architecture of an SDIO Switch-Type Cell

Each of these bidirectional SDIO channels independently determines the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The following two key circuits are employed to facilitate the "switch-type" voltage translation function:

- 1. Integrated pullup resistors to provide dc-bias and drive capabilities
- 2. An N-channel pass-gate transistor topology (with a high  $R_{ON}$  of approximately 300  $\Omega$ ) that ties the A-port to the B-port
- 3. Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pullup resistors are included on the device for dc current sourcing capability. The  $V_{\text{GATE}}$  gate bias of the N-channel pass transistor is set at a level that optimizes the switch characteristics for maximum data rate as well as minimal static supply leakage. Data can flow in either direction without guidance from a control signal.



#### **Feature Description (continued)**

The edge-rate acceleration circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device.

During a low-to-high signal rising-edge, the O.S. circuits turn on the PMOS transistors ( $T_1$ ,  $T_3$ ) and its associated driver output resistance of the driver is decreased to approximately 50  $\Omega$  to 70  $\Omega$  during this acceleration phase to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal pullup resistors during the low-to-high transition to speed up the rising-edge signal.

During a high-to-low signal falling-edge, the O.S. circuits turn on the NMOS transistors ( $T_2$ ,  $T_4$ ) and its associated driver output resistance of the driver is decreased to approximately 50  $\Omega$  to 70  $\Omega$  during this acceleration phase to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first.

To minimize dynamic  $I_{CC}$  and the possibility of signal contention, the user should wait for the O.S. circuit to turn-off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements—V<sub>CCA</sub> = 1.2 V \pm 0.1 V section of this data sheet.* 

Once the O.S. is triggered and switched off, both the A and B ports must go to the same state (i.e. both High or both Low) for the one-shot to trigger again. In a DC state, the output drivers maintain a Low state through the pass transistor. The output drivers maintain a High through the "smart pullup resistors" that dynamically change value based on whether a Low or a High is being passed through the SDIO lines, as follows:

- $R_1$  and  $R_2$  values are a nominal 40 k $\Omega$  when the output is driving a low
- R<sub>1</sub> and R<sub>2</sub> values are a nominal 4 kΩ when the output is driving a high
- $R_1$  and  $R_2$  values are a nominal 40 k $\Omega$  when the device is disabled via the EN pin or by pulling the either  $V_{CCA}$  or  $V_{CCB}$  to 0 V.
- The threshold at which the resistance changes is approximately V<sub>CCx</sub>/2

The reason for using these "smart" pullup resistors is to allow the TXS0206 to realize a lower static power consumption (when the I/Os are low), support lower  $V_{OL}$  values for the same size pass-gate transistor, and improved simultaneous switching performance.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the TXS0206A.

**Table 1. Function Table** 

EN	TRANSLATOR I/Os						
L	Disabled, pulled to $V_{CCA}$ , $V_{CCB}$ through 40 k $\Omega$						
Н	Active						

Product Folder Links: TXS0206A

Copyright © 2011-2016, Texas Instruments Incorporated



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

Systems engineers working with SD and MMC memory cards face a dilemma. These cards operate at a higher voltage node than the latest multimedia application processors, which have moved to smaller process technology nodes that support a maximum I/O interface voltage of 1.2 V. The problem is bridging the gap between these two voltage nodes while maintaining digital switching compatibility. The TXS0206A was designed specifically to address this. It is an auto direction sensing voltage level shifter that can interface with high speed SD and MMC cards because it supports a clock frequency of up to 60 MHz and each data channel supports up to 60 Mbps.

#### 9.2 Typical Application




Figure 5. Typical Application Circuit

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2

**Table 2. Design Parameters** 

PARAMETERS	VALUES
Input voltage	1.1 V to 3.6 V
Output voltage	1.1 V to 3.6 V

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the microprocessor that is driving the TXS0206A to determine the input voltage range. For a valid logic high, the value must exceed the  $V_{IH}$  of the input port. For a valid logic low, the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range

Submit Documentation Feedback



 Use the supply voltage of the memory card that the TXS0206A is driving to determine the output voltage range.

#### 9.2.2.1 External Pulldown Resistors

When using the TXS0206A device with MMCs, SD, and Memory Stick<sup>TM</sup> to ensure that a valid receiver input voltage high ( $V_{IH}$ ) is achieved, the value of any pulldown resistors (external or internal to a memory card) must not be smaller than a 10-k $\Omega$  value. The impact of adding too heavy (less than 10-k $\Omega$  value) a pulldown resistor to the data and command lines of the TXS0206A device and the resulting 4-k $\Omega$  pullup / 10-k $\Omega$  pulldown voltage divider network has a direct impact on the  $V_{IH}$  of the signal being sent into the memory card and its associated logic.

The resulting  $V_{IH}$  voltage for the 10-k $\Omega$  pulldown resistor value would be:

$$V_{CC} \times 10 \text{ k}\Omega / (10 \text{ k}\Omega + 4 \text{ k}\Omega) = 0.714 \times V_{CC}$$

This is marginally above a valid input high voltage for a 1.8-V signal (i.e.,  $0.65 \times V_{CC}$ ).

The resulting V<sub>IH</sub> voltage for 20-kΩ pulldown resistor value would be:

$$V_{CC} \times 20 \text{ k}\Omega / (20 \text{ k}\Omega + 4 \text{ k}\Omega) = 0.833 \times V_{CC}$$

Which is above the valid input high voltage for a 1.8-V signal of 0.65  $\times$  V<sub>CC</sub>.

#### 9.2.3 Application Curves




Figure 6. 1.8 V to 3.3 V Translation at 25 MHz



#### 9.3 System Examples




Figure 7. Interfacing With SD/SDIO Card




Figure 8. Interfacing With Seperate WP and CD Pin

#### System Examples (continued)




Figure 9. Interfacing With Memory Stick™ Card

### 10 Power Supply Recommendations

The TXS0206A does not require power sequencing between  $V_{CCA}$  and  $V_{CCB}$  during power-up so the power-supply rails can be ramped in any order.

The EN pin is referenced to  $V_{CCA}$  and when configured to low, will place all outputs into a high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the EN pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver controlling the EN pin.

Finally, the EN pin may be shorted to  $V_{CCA}$  if the application does not require use of the high-impedance state at any time.

#### 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, TI recommends following common printed-circuit board layout guidelines.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
  the one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the
  source driver
- With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail, so it is recommended that this lumped-load capacitance be considered and kept below 50 pF to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.



### 11.2 Layout Example




Figure 10. TXS0206A Example Layout (Top Layer)




Figure 11. TXS0206A Example Layout (Bottom Layer)



### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Introduction to Logic, SLVA700.
- TXS0206A Evaluation Module, SCEU008.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXS0206AYFPR	ACTIVE	DSBGA	YFP	20	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TXS0206A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Mar-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0206AYFPR	DSBGA	YFP	20	3000	180.0	8.4	1.66	2.06	0.56	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Mar-2024




#### \*All dimensions are nominal

Γ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
Г	TXS0206AYFPR	DSBGA	YFP	20	3000	182.0	182.0	20.0	



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated