





**TCA6424A** SCPS193D - JULY 2010 - REVISED JANUARY 2023

# TCA6424A Low-Voltage 24-Bit I<sup>2</sup>C and SMBus I/O Expander With Interrupt Output, Reset, and Configuration Registers

#### 1 Features

- Operating power-supply voltage range of 1.65 V to
- Allows bidirectional voltage-level translation and GPIO expansion between:
  - 1.8-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  - 2.5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  - 3.3-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  - 5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
- I<sup>2</sup>C to Parallel port expander
- Low standby current consumption of 1 µA
- Schmitt-Trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
  - $V_{hvs} = 0.18 \text{ V Typ at } 1.8 \text{ V}$
  - $V_{hvs} = 0.25 \text{ V Typ at } 2.5 \text{ V}$
  - $V_{hvs} = 0.33 \text{ V Typ at } 3.3 \text{ V}$
  - V<sub>hvs</sub> = 0.5 V Typ at 5 V
- 5-V Tolerant I/O ports
- Active-low reset input ( RESET)
- Open-drain active-low interrupt output ( INT)
- 400-kHz Fast I<sup>2</sup>C Bus
- Input/output configuration register
- Polarity inversion register
- Internal power-on reset
- Power up with all channels configured as inputs
- No glitch on power up
- Noise filter on SCL/SDA inputs
- Latched outputs with high-current drive maximum capability for directly driving LEDs
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22
  - 2000-V Human-body model (A114-A)
  - 200-V Machine model (A115-A)
  - 1000-V Charged-device model (C101)

# 2 Description


This 24-bit I/O expander for the two-line bidirectional bus (I<sup>2</sup>C) is designed to provide general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface [serial clock (SCL) and serial data (SDA)].

The major benefit of this device is its wide  $V_{CC}$  range. It can operate from 1.65 V to 5.5 V on the P-port side and on the SDA/SCL side. This allows the TCA6424A to interface with next-generation microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power. In contrast to the dropping power supplies of microprocessors and microcontrollers, some PCB components, such as LEDs, remain at a 5-V power supply.

#### **Package Information**

DEVICE NAME	DEVICE NAME PACKAGE <sup>(1)</sup> BODY SIZE			
TCA6424A	UQFN (32)	5.00 mm × 5.00 mm		

For all available packages, see the orderable addendum at the end of the datasheet.



If used, the exposed center pad must be connected as a secondary ground or left electrically open.

RGJ Package (Bottom View)



# **Table of Contents**

1 Features	1	8 Detailed Description	17
2 Description	1	8.1 Overview	
3 Revision History	<mark>2</mark>	8.2 Functional Block Diagram	17
4 Description (continued)	3	8.3 Feature Description	18
5 Pin Configuration and Functions	4	8.4 Device Functional Modes	
6 Specifications	6	8.5 Programming	20
6.1 Absolute Maximum Ratings <sup>(1)</sup>	6	8.6 Register Maps	
6.2 ESD Ratings		9 Application and Implementation	27
6.3 Recommended Operating Conditions		9.1 Typical Application	
6.4 Thermal Information		9.2 Power Supply Recommendation	28
6.5 Electrical Characteristics		10 Device and Documentation Support	
6.6 I <sup>2</sup> C Interface Timing Requirements	8	10.1 Receiving Notification of Documentatio	
6.7 Reset Timing Requirements		10.2 Support Resources	•
6.8 Switching Characteristics		10.3 Trademarks	
6.9 Typical Characteristics		10.4 Electrostatic Discharge Caution	31
7 Parameter Measurement Information		10.5 Glossary	
<ul> <li>Changed all instances of legacy terminology</li> <li>Deleted Package thermal impedance from the Added Storage temperature range to the Ab</li> <li>Changed Handling Ratings To: ESD Ratings</li> <li>Added the Thermal Information table</li> <li>Added the Application and Implementation Noted the Detailed Design Procedure section</li> <li>Added paragraph: "Ramping up the device Noted The Added The Detailed Design Procedure</li> </ul>	he Absolute Mass SNOTE	ute Maximum Ratings tableaximum Ratings table	66727
Changes from Revision B (September 2010)  Removed hard coded ordering information to Updated document formatting.	able		
Changes from Revision A (August 2010) to I		· · ·	Page
Revised document to updated document sta	itus irom	preview to production data	1

Changes from Revision \* (July 2010) to Revision A (August 2010)

Page

Changed Recommended Supply Sequencing and Rates Table......28



# 4 Description (continued)

The bidirectional voltage level translation in the TCA6424A is provided through  $V_{CCI}$ .  $V_{CCI}$  should be connected to the  $V_{CC}$  of the external SCL/SDA lines. This indicates the  $V_{CC}$  level of the I<sup>2</sup>C bus to the TCA6424A. The voltage level on the P-port of the TCA6424A is determined by the  $V_{CCP}$ .

The TCA6424A consists of three 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.

The system controller can reset the TCA6424A in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6424A open-drain interrupt (  $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA6424A can remain a simple target device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.


One hardware pin (ADDR) can be used to program and vary the fixed I<sup>2</sup>C address and allow up to two devices to share the same I<sup>2</sup>C bus or SMBus.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# **5 Pin Configuration and Functions**



If used, the exposed center pad must be connected as a secondary ground or left electrically open.

# Figure 5-1. RGJ Package (Bottom View)

**Table 5-1. Pin Functions** 

Р	DESCRIPTION						
PIN NO.	NAME	DESCRIPTION					
1	P00	P-port input/output (push-pull design structure). At power on, P00 is configured as an input.					
2	P01	P-port input/output (push-pull design structure). At power on, P01 is configured as an input.					
3	P02	P-port input/output (push-pull design structure). At power on, P02 is configured as an input.					
4	P03	P-port input/output (push-pull design structure). At power on, P03 is configured as an input.					
5	P04	P-port input/output (push-pull design structure). At power on, P04 is configured as an input.					
6	P05	P-port input/output (push-pull design structure). At power on, P05 is configured as an input.					
7	P06	P-port input/output (push-pull design structure). At power on, P06 is configured as an input.					
8	P07	P-port input/output (push-pull design structure). At power on, P07 is configured as an input.					
9	P10	P-port input/output (push-pull design structure). At power on, P10 is configured as an input.					
10	P11	P-port input/output (push-pull design structure). At power on, P11 is configured as an input.					
11	P12	P-port input/output (push-pull design structure). At power on, P12 is configured as an input.					
12	P13	P-port input/output (push-pull design structure). At power on, P13 is configured as an input.					
13	P14	P-port input/output (push-pull design structure). At power on, P14 is configured as an input.					
14	P15	P-port input/output (push-pull design structure). At power on, P15 is configured as an input.					
15	P16	P-port input/output (push-pull design structure). At power on, P16 is configured as an input.					
16	P17	P-port input/output (push-pull design structure). At power on, P17 is configured as an input.					
17	P20	P-port input/output (push-pull design structure). At power on, P20 is configured as an input.					
18	P21	P-port input/output (push-pull design structure). At power on, P21 is configured as an input.					
19	P22	P-port input/output (push-pull design structure). At power on, P22 is configured as an input.					
20	P23	P-port input/output (push-pull design structure). At power on, P23 is configured as an input.					
21	P24	P-port input/output (push-pull design structure). At power on, P24 is configured as an input.					
22	P25	P-port input/output (push-pull design structure). At power on, P25 is configured as an input.					
23	P26	P-port input/output (push-pull design structure). At power on, P26 is configured as an input.					
24	P27	P-port input/output (push-pull design structure). At power on, P27 is configured as an input.					
25	GND	Ground					
26	ADDR	Address input. Connect directly to V <sub>CCP</sub> or ground.					
27	V <sub>CCP</sub>	Supply voltage of TCA6424A for P port					
28	RESET	Active-low reset input. Connect to V <sub>CCI</sub> through a pullup resistor, if no active connection is used.					
29	SCL	Serial clock bus. Connect to V <sub>CCI</sub> through a pullup resistor.					
30	SDA	Serial data bus. Connect to V <sub>CCI</sub> through a pullup resistor.					

Product Folder Links: TCA6424A



# **Table 5-1. Pin Functions (continued)**

PI	IN	DESCRIPTION			
PIN NO.	NAME	DESCRIPTION			
31		Supply voltage of I <sup>2</sup> C bus. Connect directly to the V <sub>CC</sub> of the external I <sup>2</sup> C controller. Provides voltage-level translation.			
32	ĪNT	Interrupt output. Connect to V <sub>CCI</sub> through a pullup resistor.			

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# **6 Specifications**

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	-			MIN	MAX	UNIT
V <sub>CCI</sub>	Supply voltage range			-0.5	6.5	V
$V_{CCP}$	Supply voltage range			-0.5	6.5	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>			-0.5	6.5	V
Vo	Output voltage range <sup>(2)</sup>				6.5	V
I <sub>IK</sub>	Input clamp current	ADDR, RESET, SCL	V <sub>I</sub> < 0		±20	mA
I <sub>OK</sub>	Output clamp current	ĪNT	V <sub>O</sub> < 0		±20	mA
I <sub>IOK</sub>	Input/output clamp current	P port	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CCP</sub>		±20	A
		SDA	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CCI</sub>	o > V <sub>CCI</sub>	±20	mA
	Continuos outros to love outros	P port	$V_O = 0$ to $V_{CCP}$		25	A
I <sub>OL</sub>	Continuous output low current	SDA, ĪNT	V <sub>O</sub> = 0 to V <sub>CCI</sub>		15	mA
I <sub>OH</sub>	Continuous output high current	P port	$V_O = 0$ to $V_{CCP}$		25	mA
	Continuous current through GND				200	
I <sub>CC</sub>	Continuous current through V <sub>CCP</sub>				160	mA
'CC	Continuous current through V <sub>CCI</sub>				10	
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			MIN	MAX	UNIT
\/ E	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2	kV
V(ESD)	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	01	kV

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 2000
V may actually have higher performance.

# **6.3 Recommended Operating Conditions**

			MIN	MAX	UNIT
V <sub>CCI</sub>	Supply voltage		1.65	5.5	V
V <sub>CCP</sub>	Supply voltage		1.65	5.5	V
		SCL, SDA	0.7 × V <sub>CCI</sub>	VCCI	
V <sub>IH</sub>	' <sub>IH</sub> High-level input voltage	RESET	0.7 × V <sub>CCI</sub>	5.5	V
		ADDR, P27-P00	0.7 × V <sub>CCP</sub>	5.5	
\/	Low level input veltage	SCL, SDA, RESET	-0.5	0.3 × V <sub>CCI</sub>	V
V <sub>IL</sub>	Low-level input voltage	ADDR, P27-P00	-0.5	0.3 × V <sub>CCP</sub>	V
I <sub>OH</sub>	High-level output current	P27-P00		10	mA
I <sub>OL</sub>	Low-level output current	P27-P00		25	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

Product Folder Links: TCA6424A

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 2000 V may actually have higher performance.



# **6.4 Thermal Information**

		TCA6424A	
	THERMAL METRIC <sup>(1)</sup>	RGJ (UQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	14.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.7	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	9.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics

over recommended operating free-air temperature range, V<sub>CCI</sub> = 1.65 V to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CCP</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA	1.65 V to 5.5 V	-1.2			V
/ <sub>POR</sub>	Power-on reset voltage	$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 V to 5.5 V		1	1.4	V
			1.65 V	1.2			
		I <sub>OH</sub> = –8 mA	2.3 V	1.8			
		IOH0 IIIA	3 V	2.6			
/он	P-port high-level output		4.5 V	4.1			V
OH	voltage		1.65 V	1			V
		I <sub>OH</sub> = -10 mA	2.3 V	1.7			
		IOH IO IIIA	3 V	2.5			
			4.5 V	4.0			
			1.65 V	-		0.45	
		- 0mA	2.3 V			0.25	
		I <sub>OL</sub> = 8mA	- 6111A 3 V		0.25		
,	P-port low-level output		4.5 V			0.23	\ /
OL.	voltage		1.65 V	-		0.6	V
		_ 10 mA	2.3 V	-		0.3	
		I <sub>OL</sub> = 10 mA	3 V			0.25	
			4.5 V			0.24	
	SDA	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			Л
OL	INT	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3	15		mA
	SCL, SDA, RESET	V <sub>I</sub> = V <sub>CCI</sub> or GND	1.65 V to 5.5 V			±0.1	^
	ADDR	V <sub>I</sub> = V <sub>CCP</sub> or GND	1.00 V 10 0.0 V			±0.1	μA
Н	P port	V <sub>I</sub> = V <sub>CCP</sub>	1.65 V to 5.5 V			1	μΑ
IL	P port	V <sub>I</sub> = GND	1.05 V tO 5.5 V			1	μΑ



# 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range, V<sub>CCI</sub> = 1.65 V to 5.5 V (unless otherwise noted)

P	ARAMETER		TEST CONDITIONS	V <sub>CCP</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Operating	SDA, P port, ADDR, RESET	$V_{I}$ on SDA and $\overline{RESET}$ = $V_{CCI}$ or GND, $V_{I}$ on P port and ADDR = $V_{CCP}$ , $I_{O}$ = 0, I/O = inputs, $f_{SCL}$ = 400 kHz	1.65 V to 5.5 V		8	30	
Icc (Iccp + Icci)	mode	SDA, P port, ADDR, RESET	$V_{I}$ on SDA and $\overline{RESET} = V_{CCI}$ or GND, $V_{I}$ on P port and ADDR = $V_{CCP}$ , $I_{O} = 0$ , $I/O = inputs$ , $f_{SCL} = 100 \text{ kHz}$	1.65 V to 5.5 V		1.7	10	μА
	Standby mode	SCL, SDA, P port, ADDR, RESET	$\begin{aligned} &V_{l} \text{ on SCL, SDA and } \overline{\text{RESET}} = \\ &V_{CCl} \text{ or GND,} \\ &V_{l} \text{ on P port and ADDR} = \\ &V_{CCP,} \\ &I_{O} = 0, \text{ I/O} = \text{inputs,} \\ &f_{SCL} = 0 \end{aligned}$	1.65 V to 5.5 V		0.1	3	
ΔI <sub>CCI</sub>	Additional current in	SCL,SDA RESET	One input at V <sub>CCI</sub> – 0.6 V, Other inputs at V <sub>CCI</sub> or GND	1.65 V to 5.5 V			25	^
ΔI <sub>CCP</sub>	Standby mode	P port, ADDR,	One input at V <sub>CCP</sub> – 0.6 V, Other inputs at V <sub>CCP</sub> or GND	1.03 V tO 5.5 V			60	μA
C <sub>I</sub>	SCL		V <sub>I</sub> = V <sub>CCI</sub> or GND	1.65 V to 5.5 V		6	7	pF
C <sub>io</sub>	SDA		V <sub>IO</sub> = V <sub>CCI</sub> or GND	1.65 V to 5.5 V		7	8	pF
010	P port		V <sub>IO</sub> = V <sub>CCP</sub> or GND	1.00 V to 0.0 V		7.5	8.5	ρi

<sup>(1)</sup> Except for  $I_{CC}$ , all typical values are at nominal supply voltage ( $V_{CCP} = V_{CCI} = 1.8$ -V, 2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A = 25$ °C. For  $I_{CC}$ , all typical values are at  $V_{CCP} = V_{CCI} = 3.3$  V and  $T_A = 25$ °C.

# 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time	0	50	0	50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	μs
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μs
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		1		1	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		1	μs

(1)  $C_b$  = total capacitance of one bus line in pF

Product Folder Links: TCA6424A



# **6.7 Reset Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-4)

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Reset pulse duration	4		4		ns
t <sub>REC</sub>	Reset recovery time	0		0		ns
t <sub>RESET</sub>	Time to reset <sup>(1)</sup>	600		600		ns

<sup>(1)</sup> Minimum time for SDA to become high or minimum time to wait before doing a START.

# **6.8 Switching Characteristics**

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 7-1)

	PARAMETER	FROM	то	STANDARD MOD I <sup>2</sup> C BUS	_	FAST MODE I <sup>2</sup> C BUS	
				MIN M	AX MIN	MAX	
t <sub>IV</sub>	Interrupt valid time	P port	ĪNT		4	4	μs
t <sub>IR</sub>	Interrupt reset delay time	SCL	ĪNT		4	4	μs
t <sub>PV</sub>	Output data valid	SCL	P27-P00	4	100	400	ns
t <sub>PS</sub>	Input data setup time	P port	SCL	0	0		ns
t <sub>PH</sub>	Input data hold time	P port	SCL	300	300		ns



### **6.9 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)





Figure 6-5. I/O Sink Current vs Output Low Voltage

# **6.9 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)







Figure 6-8. I/O Low Voltage vs Temperature

 $V_{cc} = 2.5 \text{ V}$ 







Figure 6-9. I/O Source Current vs Output High Voltage









Figure 6-11. I/O Source Current vs Output High Voltage

Figure 6-12. I/O Source Current vs Output High Voltage




# **6.9 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)






# 7 Parameter Measurement Information



**SDA LOAD CONFIGURATION** 




**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2	Input register port data


- A.  $C_L$  includes probe and jig capacitance. toof is measured with  $C_L$  of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms






#### INTERRUPT LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-2. Interrupt Load Circuit and Voltage Waveforms






#### P PORT LOAD CONFIGURATION




WRITE MODE  $(R/\overline{W} = 0)$ 



- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 7-3. P-Port Load Circuit and Timing Waveforms





**SDA LOAD CONFIGURATION** 

P PORT LOAD CONFIGURATION



- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-4. Reset Load Circuits and Voltage Waveforms

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# **8 Detailed Description**

# 8.1 Overview


# 8.1.1 Voltage Translation

Table 8-1 shows how to set up  $V_{CC}$  levels for the necessary voltage translation between the  $I^2C$  bus and the TCA6424A.

Table 8-1. Voltage Translation

V <sub>CCI</sub> (SDA AND SCL OF I <sup>2</sup> C CONTROLLER) (V)	V <sub>CCP</sub> (P PORT) (V)
1.8	1.8
1.8	2.5
1.8	3.3
1.8	5
2.5	1.8
2.5	2.5
2.5	3.3
2.5	5
3.3	1.8
3.3	2.5
3.3	3.3
3.3	5
5	1.8
5	2.5
5	3.3
5	5

# 8.2 Functional Block Diagram




A. All I/Os are set to inputs at reset.



B. Pin numbers shown are for the RGJ package.

Figure 8-1. Positive Logic



A. On power up or reset, all registers return to default values.

Figure 8-2. Simplified Schematic of P00 to P27

#### 8.3 Feature Description

#### 8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 8.3.2 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a controller sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see Figure 8-3). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the target device must not be changed between the Start and the Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 8-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the controller (see Figure 8-3).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 8-5). When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. This is done by the controller receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.




Figure 8-3. Definition of Start and Stop Conditions




Figure 8-4. Bit Transfer




Figure 8-5. Acknowledgment on the I<sup>2</sup>C Bus

**Table 8-2. Interface Definition** 

ВҮТЕ	BIT										
	7 (MSB)	6	5	4	3	2	1	0 (LSB)			
I <sup>2</sup> C target address	L	Н	L	L	L	Н	ADDR	R/W			

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



Table 8-2. Interface Definition (continued)												
	P07	P06	P05	P04	P03	P02	P01	P00				
I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10				
	P27	P26	P25	P24	P23	P22	P21	P20				

#### 8.4 Device Functional Modes

#### 8.4.1 Device Address

The address of the TCA6424A is shown in Figure 8-6.




Figure 8-6. TCA6424A Address

Table 8-3. Address Reference

ADDR	I <sup>2</sup> C BUS TARGET ADDRESS							
L	34 (decimal), 22 (hexadecimal)							
Н	35 (decimal), 23 (hexadecimal)							

The last bit of the target address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### 8.5 Programming

#### 8.5.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CCP}$ , an internal power-on reset holds the TCA6424A in a reset condition until  $V_{CCP}$  has reached  $V_{POR}$ . At that time, the reset condition is released, and the TCA6424A registers and  $I^2C/SMBus$  state machine initializes to their default states. After that,  $V_{CCP}$  must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle.

#### 8.5.2 Reset Input ( RESET)

The  $\overline{\text{RESET}}$  input can be asserted to initialize the system while keeping the  $V_{CCP}$  at its operating level. A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_W$ . The TCA6424A registers and  $I^2C/SMBus$  state machine are changed to their default state once  $\overline{\text{RESET}}$  is low (0). When  $\overline{\text{RESET}}$  is high (1), the I/O levels at the P port can be changed externally or through the controller. This input requires a pullup resistor to  $V_{CCI}$ , if no active connection is used.

#### 8.5.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

The  $\overline{\text{INT}}$  output has an open-drain structure and requires pullup resistor to  $V_{CCP}$  or  $V_{CCI}$  depending on the application. If the  $\overline{\text{INT}}$  signal is connected back to the processor that provides the SCL signal to the TCA6424A then the  $\overline{\text{INT}}$  pin has to be connected to  $V_{CCI}$ . If not, the  $\overline{\text{INT}}$  pin can be connected to  $V_{CCP}$ .

#### 8.5.4 Bus Transactions

Data is exchanged between the controller and TCA6424A through write and read commands.

#### 8.5.4.1 Writes

Data is transmitted to the TCA6424A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

The twelve registers within the TCA6424A are grouped into four different sets. The four sets of registers are input ports, output ports, polarity inversion ports and configuration ports. After sending data to one register, the next data byte is sent to the next register in the group of 3 registers (see Figure 8-7 and Figure 8-8). For example, if the first byte is send to Output Port 2 (register 6), the next byte is stored in Output Port 0 (register 4).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




Figure 8-7. Write to Output Port Register




Figure 8-8. Write to Configuration or Polarity Inversion Registers

#### 8.5.4.2 Reads

The bus controller first must send the TCA6424A address with the LSB set to a logic 0 (see Figure 8-6 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6424A (see Figure 8-9 and Figure 8-10).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but

the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.





Figure 8-9. Read From Register



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from P port (see Figure 8-9).
- C. Auto-increment mode is enabled.

Figure 8-10. Read Input Port Register

Submit Document Feedback

### 8.6 Register Maps

#### 8.6.1 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte, which is stored in the control register in the TCA6424A. Four bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion, or configuration) that will be affected. The control register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

The control register includes an Auto-Increment (AI) bit which is the most significant bit (bit 7) of the command byte. At power-up, the control register defaults to 00 (hex), with the AI bit set to logic 1, and the lowest 7 bits set to logic 0.

If AI is 1, the 2 least significant bits are automatically incremented after a read or write. This allows the user to program and/or read the 3 register banks sequentially. If more than 3 bytes of data are written when AI is 1, previous data in the selected registers will be overwritten. Reserved registers are skipped and not accessed (refer to Table 5).

If Al is 0, the 2 least significant bits are not incremented after data is read or written. During a read operation, the same register bank is read each time. During a write operation, data is written to the same register bank each time.

Reserved command codes and command byte outside the range stated in the Command Byte table must not be accessed for proper device functionality.




Figure 8-11. Control Register Bits



Table 8-4. Command Byte

	C	CONTE	ROL RI	EGIST	ER BI	ГS		AUTO-	COMMAND			POWER-UP	
AI	В6	В5	В4	В3	B2	B1	В0	INCREMENT STATE	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT	
0	0	0	0	0	0	0	0	Disable	00	Input Port 0	Read byte	xxxx xxxx <sup>(1)</sup>	
1	0	0	0	0	0	0	0	Enable	80	input Fort 0	Read byte	****	
0	0	0	0	0	0	0	1	Disable	01	Input Port 1	Read byte	xxxx xxxx <sup>(1)</sup>	
1	0	0	0	0	0	0	1	Enable	81	input Fort i	Read byte	****	
0	0	0	0	0	0	1	0	Disable	02	Input Port 2	Read byte	xxxx xxxx <sup>(1)</sup>	
1	0	0	0	0	0	1	0	Enable	82	input Fort 2	Read byte	****	
0	0	0	0	0	0	1	1	Disable	03	Reserved	Reserved	Reserved	
1	0	0	0	0	0	1	1	Enable	83	Neserved	rteserveu	Reserved	
0	0	0	0	0	1	0	0	Disable	04	Output Port 0	Read/write	1111 1111	
1	0	0	0	0	1	0	0	Enable	84	Output Fort 0	byte	1111 1111	
0	0	0	0	0	1	0	1	Disable	05	Output Port 1	Read/write	1111 1111	
1	0	0	0	0	1	0	1	Enable	85	Output i oit i	byte	1111 1111	
0	0	0	0	0	1	1	0	Disable	06	Output Port 2	Read/write	1111 1111	
1	0	0	0	0	1	1	0	Enable	86	Output Fort 2	byte	1111 1111	
0	0	0	0	0	1	1	1	Disable	07	Reserved	Reserved	Reserved	
1	0	0	0	0	1	1	1	Enable	87	Neserveu	Reserved	Neserveu	
0	0	0	0	1	0	0	0	Disable	08	Polarity Inversion	Read/write	0000 0000	
1	0	0	0	1	0	0	0	Enable	88	Port 0	byte	0000 0000	
0	0	0	0	1	0	0	1	Disable	09	Polarity Inversion	Read/write	0000 0000	
1	0	0	0	1	0	0	1	Enable	89	Port 1	byte	0000 0000	
0	0	0	0	1	0	1	0	Disable	0A	Polarity Inversion	Read/write	0000 0000	
1	0	0	0	1	0	1	0	Enable	8A	Port 2	byte	0000 0000	
0	0	0	0	1	0	1	1	Disable	0B	Reserved	Reserved	Reserved	
1	0	0	0	1	0	1	1	Enable	8B	Reserved	Reserved	Reserved	
0	0	0	0	1	1	0	0	Disable	0C	Configuration Port 0	Read/write	1111 1111	
1	0	0	0	1	1	0	0	Enable	8C	Configuration For 0	byte	1111 1111	
0	0	0	0	1	1	0	1	Disable	0D	Configuration Port 1	Read/write	1111 1111	
1	0	0	0	1	1	0	1	Enable	8D	Comiguration Fort 1	byte	1111 1111	
0	0	0	0	1	1	1	0	Disable	0E	Configuration Port 2	Read/write	1111 1111	
1	0	0	0	1	1	1	0	Enable	8E	Configuration Fort 2	byte	1111 1111	
0	0	0	0	1	1	1	1	Disable	0F	Reserved	Reserved	Reserved	
1	0	0	0	1	1	1	1	Enable	8F	i vesei veu	i vesei veu	i vesei veu	

(1) Undefined

#### 8.6.2 Register Descriptions

The Input Port registers (registers 0, 1 and 2) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. They act only on read operation. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

Table 8-5. Registers 0, 1 and 2 (Input Port Registers)

		- 5	,	٠.			,	
BIT	I-07	I-06	I-05	I-04	I-03	I-02	I-01	I-00
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х
BIT	I-17	I-16	I-15	I-14	I-13	I-12	I-11	I-10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х
BIT	I-27	I-26	I-25	I-24	I-23	I-22	I-21	I-20
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port registers (registers 4, 5 and 6) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, NOT the actual pin value.

Table 8-6. Registers 4, 5 and 6 (Output Port Registers)

BIT	O-07	O-06	O-05	O-04	O-03	O-02	O-01	O-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	O-17	O-16	O-15	O-14	O-13	O-12	O-11	O-10
DEFAULT	1	1	1	1	1	1	1	1
BIT	O-27	O-26	O-25	0-24	O-23	O-22	0-21	O-20
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 8, 9 and 10) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 8-7. Registers 8, 9 and 10 (Polarity Inversion Registers)

	_							
BIT	P-07	P-06	P-05	P-04	P-03	P-02	P-01	P-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	P-17	P-16	P-15	P-14	P-13	P-12	P-11	P-10
DEFAULT	0	0	0	0	0	0	0	0
BIT	P-27	P-26	P-25	P-24	P-23	P-22	P-21	P-20
DEFAULT	0	0	0	0	0	0	0	0

The Configuration registers (registers 12, 13 and 14) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

Table 8-8. Registers 12, 13 and 14 (Configuration Registers)

BIT	C-07	C-06	C-05	C-04	C-03	C-02	C-01	C-00				
DEFAULT	1	1	1	1	1	1	1	1				
BIT	C-17	C-16	C-15	C-14	C-13	C-12	C-11	C-10				
DEFAULT	1	1	1	1	1	1	1	1				
BIT	C-27	C-26	C-25	C-24	C-23	C-22	C-21	C-20				

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



Table 8-8. Re	egisters	12, 13 a	nd 14 (C	Configur	ation Re	gisters)	(contin	ued)
DEFAULT	1	1	1	1	1	1	1	1 1




# 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Typical Application

Figure 9-1 shows an application in which the TCA6424A can be used.



- A. Device address configured as 0100000 for this example.
- B. P00 and P02–P10 are configured as inputs.
- C. P01, P11-P17, and P20-P27 are configured as outputs.
- D. Resistors are required for inputs (on P port) that may float. If a driver to an input will not let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

Figure 9-1. Typical Application

#### 9.1.1 Detailed Design Procedure

#### 9.1.1.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in Figure 9-1. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in Electrical Characteristics shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . Designs that must minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off.



Figure 9-2 shows a high-value resistor in parallel with the LED. Figure 9-3 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply current consumption when the LED is off.




Figure 9-2. High-Value Resistor in Parallel With the LED




Figure 9-3. Device Supplied by a Low Voltage

# 9.2 Power Supply Recommendation

In the event of a glitch or data corruption, TCA6424A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

Ramping up the device  $V_{CCP}$  before  $V_{CCI}$  is recommended to prevent SDA from potentially being stuck LOW.

The two types of power-on reset are shown in Figure 9-4 and Figure 9-5.




Figure 9-4.  $V_{CC}$  is Lowered Below 0.2 V or 0 V and Then Ramped Up to  $V_{CC}$ 




Figure 9-5. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 9-1 specifies the performance of the power-on reset feature for TCA6424A for both types of power-on reset.

Table 9-1. Recommended Supply Sequencing and Rate	(1)
DADAMETED	

	PARAMETER		MIN	TYP	MAX	UNIT
t <sub>VCC_FT</sub>	Fall rate	See Figure 9-4	1		100	ms
t <sub>VCC_RT</sub>	Rise rate	See Figure 9-4	0.01		100	ms
t <sub>VCC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 9-4	40			μs
t <sub>VCC_TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> – 50 mV)	See Figure 9-5	40			μs
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 9-6			1.2	V
t <sub>vcc_gw</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCx}$	See Figure 9-6			10	μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.767		1.144	V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>		1.033		1.428	V

#### (1) $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 9-6 and Table 9-1 provide more information on how to measure these specifications.




Figure 9-6. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to the default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 9-7 and Table 9-1 provide more details on this specification.






Figure 9-7. V<sub>POR</sub>



# 10 Device and Documentation Support

# 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA6424ARGJR	ACTIVE	UQFN	RGJ	32	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH424A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Nov-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6424ARGJR	UQFN	RGJ	32	3000	330.0	12.4	5.3	5.3	0.75	8.0	12.0	Q2

www.ti.com 29-Nov-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA6424ARGJR	UQFN	RGJ	32	3000	346.0	346.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated