

# I<sup>2</sup>C CONTROLLED 18 CHANNEL GPIO EXPANDER

Check for Samples: TCA6418E

# **FEATURES**

- Operating Power-Supply Voltage Range of 1.65 V to 3.6 V
- 18 GPIOs Configurable as Inputs or Outputs
- ESD Protection Exceeds JESD 22 on Non-GPIO Pins
  - 2000-V Human Body Model (A114-A)
  - 1000-V Charged Device Model (C101)
- Low Standby (Idle) Current Consumption: 3 μA
- Supports 1-MHz Fast Mode Plus I<sup>2</sup>C Bus
- Open-Drain Active-Low Interrupt Output, Asserted When Key is Pressed or Key is Released
- Selectable Debounce Time of 50 μs
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the SCL and SDA Inputs: Typical V<sub>hvs</sub> at 1.8 V is 0.18 V
- Latch-Up Performance Exceeds 200 mA Per JESD 78, Class II
- Very Small Package
  - WCSP (YFP): 2 mm × 2 mm; 0.4 mm pitch

# **APPLICATIONS**

- Smart Phones
- PDAs
- GPS Devices
- MP3 Players
- Digital Cameras

#### **DESCRIPTION/ORDERING INFORMATION**

The TCA6418E is a 18 channel GPIO expansion device with integrated ESD protection. It can operate from 1.65 V to 3.6 V and has 18 general purpose inputs/outputs (GPIO) that can be used via the I<sup>2</sup>C interface [serial clock (SCL), serial data (SDA)].

The major benefit of this device is it frees up the processor from having to individually monitor changes in multiple inputs and also frees up the GPIOs on the processor to drive other outputs. This provides power and bandwidth savings. The TCA6418E is also ideal for usage with processors that have limited GPIOs.

# ORDERING INFORMATION(1)

T <sub>A</sub>	T <sub>A</sub> PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	WCSP - YFP	Tape and reel	TCA6418EYFPR	AZ2

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.








This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### YFP PACKAGE



**Table 1. YFP Package Terminal Assignments** 

E	ĪNT	GND	GPIO13	GPIO8	GPIO4
D	SCL	GPIO17	GPIO12	GPIO7	GPIO3
С	SDA	GPIO16	GPIO11	GPIO6	GPIO2
В	$V_{CC}$	GPIO15	GPIO10	GND	GPIO1
Α	RESET	GPIO14	GPIO9	GPIO5	GPIO0
	5	4	3	2	1

# **TERMINAL FUNCTIONS**

TER	RMINAL		TERMINAL FUNCTIONS		
NO.		TYPE	DESCRIPTION		
WCSP (YFP)	NAME THE BESONII TION				
A1	GPIO0	I/O	GPIO port		
B1	GPIO1	I/O	GPIO port		
C1	GPIO2	I/O	GPIO port		
D1	GPIO3	I/O	GPIO port		
E1	GPIO4	I/O	GPIO port		
A2	GPIO5	I/O	GPIO port		
B2	GND	-	Ground		
C2	GPIO6	I/O	GPIO port		
D2	GPIO7	I/O	GPIO port		
E2	GPIO8	I/O	GPIO port		
А3	GPIO9	I/O	GPIO port		
В3	GPIO10	I/O	GPIO port		
C3	GPIO11	I/O	GPIO port		
D3	GPIO12	I/O	GPIO port		
E3	GPIO13	I/O	GPIO port		
A4	GPIO14	I/O	GPIO port		
B4	GPIO15	I/O	GPIO port		
C4	GPIO16	I/O	GPIO port		
D4	GPIO17	I/O	GPIO port		
E4	GND	_	Ground		
A5	RESET	I	Active-low reset input. Connect to $V_{\text{CC}}$ through a pullup resistor, if no active connection is used.		
B5	V <sub>CC</sub>	Pwr	Supply voltage of 1.65 V to 3.6 V		
C5	SDA	I/O	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.		
D5	SCL	I	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.		
E5	ĪNT	0	Active-low interrupt output. Open drain structure. Connect to V <sub>CC</sub> through a pullup resistor.		



# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	Supply voltage range				V
VI	Input voltage range (2)			-0.5	4.6	V
.,	Voltage range applied to any output	-0.5	4.6			
Vo	Output voltage range in the high or	-0.5	4.6	V		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	V <sub>I</sub> < 0		±20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			±20	mA
	Continuous subsuit I sur surrent	P port, SDA	V 045 V		50	
I <sub>OL</sub>	Continuous output Low current	ĪNT	$V_O = 0$ to $V_{CC}$		25	mA
I <sub>OH</sub>	Continuous output High current	P port	P port $V_O = 0$ to $V_{CC}$		50	
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	YFP package	98.8	°C/W

<sup>(1)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage	Supply voltage		3.6	V
V <sub>IH</sub>	High-level input voltage	SCL, SDA, GPIO0-17, RESET	$0.7 \times V_{CC}$	3.6	V
$V_{IL}$	Low-level input voltage	SCL, SDA, GPIO0-17, RESET	-0.5	$0.3 \times V_{CC}$	V
I <sub>OH</sub>	High-level output current	GPIO0-17		10	mA
I <sub>OL</sub>	Low-level output current	GPI00-17		25	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

# **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{CC} = 1.65 \text{ V}$  to 3.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	<b>3</b>	V <sub>CCP</sub>	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA		1.65 V to 3.6 V	-1.2			٧
$V_{POR}$	Power-on reset voltage	$V_I = V_{CCP}$ or GND, $I_O = 0$		1.65 V to 3.6 V		1	1.4	V
		$I_{OH} = -1 \text{ mA}$	1.65 V	1.25				
			1.65 V	1.2				
	GPIO0-17 high-level output voltage	$I_{OH} = -8 \text{ mA}$		2.3 V	1.8			
$V_{OH}$				3 V	2.6			V
				1.65 V	1.1			
		$I_{OH} = -10 \text{ mA}$		2.3 V	1.7			
				3 V	2.5			
		I <sub>OL</sub> = 1 mA	1.65 V			0.4		
			1.65 V			0.45		
		I <sub>OL</sub> = 8 mA		2.3 V			0.25	
$V_{OL}$	GPIO0-17 low-level output voltage						0.25	V
	. S. Lago		1.65 V			0.6		
		I <sub>OL</sub> = 10 mA	2.3 V			0.3		
				3 V			0.25	
	SDA	V <sub>OL</sub> = 0.4 V		1.65 V to 3.6 V	3			A
l <sub>OL</sub>	ĪNT	V <sub>OL</sub> = 0.4 V		1.65 V to 3.6 V	3			mA
I <sub>I</sub>	SCL, SDA, GPIO0-17, RESET	$V_I = V_{CCI}$ or GND; Pull-downs disable 17	led for GPIO0-	1.65 V to 3.6 V			1	μΑ
r <sub>INT</sub>	GPIO0-17					55		kΩ
			f <sub>SCL</sub> = 0 kHz				13	
I <sub>CC</sub>		V <sub>I</sub> on SDA, GPIO0-17, = V <sub>CC</sub> or GND,	f <sub>SCL</sub> = 400 kHz	1.65 V to 3.6 V			25	μΑ
		$I_O = 0$ , $I/O = inputs$ ,	f <sub>SCL</sub> = 1 MHz				35	
Cı	SCL	V <sub>I</sub> = V <sub>CCI</sub> or GND		1.65 V to 3.6 V		6	8	pF
^	SDA	V V T CND		4.05.1/4- 0.03/		10	12.5	F
$C_{io}$	GPIO0-17	$V_{IO} = V_{CC}$ or GND		1.65 V to 3.6 V		5	6	pF



# I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 12)

		STANDARD MODE I <sup>2</sup> C BUS		FAST MOI I <sup>2</sup> C BUS		FAST MODE PLUS (FM+) I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	0	1000	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		0.26		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		0.5		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		50		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300		120	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300		120	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300		120	μs
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		0.5		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		0.26		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		0.26		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		0.26		μs
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		1		0.9		0.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		0.9		0.45	μs

<sup>(1)</sup> C<sub>b</sub> = total capacitance of one bus line in pF

#### RESET TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 15)


		STANDARD MODE, FAS' MODE, FAST MODE PLU (FM+) I <sup>2</sup> C BUS	
		MIN M	AX
t <sub>W</sub>	Reset pulse duration	120 <sup>(1)</sup>	μs
t <sub>REC</sub>	Reset recovery time	120 <sup>(1)</sup>	μs
t <sub>RESET</sub>	Time to reset	120 <sup>(1)</sup>	μs

<sup>(1)</sup> The GPIO debounce circuit uses each GPIO input which passes through a two-stage register circuit. Both registers are clocked by the same clock signal, presumably free-running, with a nominal period of 50uS. When an input changes state, the new state is clocked into the first stage on one clock transition. On the next same-direction transition, if the input state is still the same as the previously clocked state, the signal is clocked into the second stage, and then on to the remaining circuits. Since the inputs are asynchronous to the clock, it will take anywhere from zero to 50 µsec after the input transition to clock the signal into the first stage. Therefore, the total debounce time may be as long as 100 µsec. Finally, to account for a slow clock, the spec further guard-banded at 120 µsec.

#### SWITCHING CHARACTERISTICS

	PARAMETER	FROM	то	STANDARD MODE, FAST MODE, FAST MODE PLUS (FM+) I <sup>2</sup> C BUS		UNIT	
					MIN	MAX	
_	la ta um um ta callidation a	GPI_INT with Debounce Enabled	CDIO0 47	ĪNT	40	120	
t <sub>IV</sub>	Interrupt valid time	GPI_INT with Debounce Disabled	- GPIO0-17		0	1	μs
$t_{IR}$	Interrupt reset delay time		SCL	ĪNT		1	μs
t <sub>PV</sub>	Output data valid		SCL	GPIO0-17		400	ns
t <sub>PS</sub>	Input data setup time	Dahaumaa Diaablad	GPIO	SCL	0		ns
t <sub>PH</sub>	Input data hold time	Debounce Disabled	GPIO	SCL	300		ns

## **LOGIC DIAGRAM (POSITIVE LOGIC)**



At power on, the GPIOs are configured as inputs with internal 50-k $\Omega$  pulldown resistors enabled; however, the system master can enable the GPIOs to function as inputs or outputs.

The system master can reset the TCA6418E in the event of a timeout or other improper operation by asserting a low in the  $\overline{\text{RESET}}$  input, while keeping the  $V_{CC}$  at its operating level.

A reset can be accomplished by holding the  $\overline{RESET}$  pin low for a minimum of  $t_W$ . The TCA6418E registers and  $I^2C/SMBus$  state machine are changed to their default state once  $\overline{RESET}$  is low (0). When  $\overline{RESET}$  is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pullup resistor to VCC, if no active connection is used.

The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without de-powering the part.

The open-drain interrupt  $(\overline{INT})$  output is used to indicate to the system master that an input state has changed.  $\overline{INT}$  can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote input can inform the microcontroller if there is incoming data on its ports without having to communicate via the  $I^2C$  bus. Thus, the TCA6418E can remain a simple slave device.



#### **Power-On Reset**

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA6418E in a reset condition until  $V_{CC}$  reaches  $V_{POR}$ . At that time, the reset condition is released, and the TCA6418E registers and  $I^2C/SMBus$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered below 0.2 V and back up to the operating voltage for a power-reset cycle.

## **Power-On Reset Requirements**

In the event of a glitch or data corruption, TCA6418E can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 1 and Figure 2.




Figure 1. V<sub>CC</sub> is Lowered Below 0.2 V or 0 V and Then Ramped Up to V<sub>CC</sub>




Figure 2. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 2 specifies the performance of the power-on reset feature for TCA6418E for both types of power-on reset.

Table 2. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES(1)

	PARAMETER	MIN	TYP MA	UNIT	
$V_{CC\_FT}$	Fall rate	See Figure 1	1	10	) ms
V <sub>CC_RT</sub>	Rise rate	See Figure 1	0.01	10	) ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 1	0.001		ms
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> – 50 mV)	See Figure 2	0.001		ms
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 3		1.	2 V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCx}$	See Figure 3			μs
$V_{PORF}$	Voltage trip point of POR on falling V <sub>CC</sub>		0.767	1.14	4 V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>		1.033	1.42	3 V

(1)  $T_A = -40$ °C to 85°C (unless otherwise noted)

Submit Documentation Feedback

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V<sub>CC GW</sub>) and height (V<sub>CC GH</sub>) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 3 and Table 2 provide more information on how to measure these specifications.




Figure 3. Glitch Width and Glitch Height

V<sub>POR</sub> is critical to the power-on reset. V<sub>POR</sub> is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of V<sub>POR</sub> differs based on the V<sub>CC</sub> being lowered to or from 0. Figure 4 and Table 2 provide more details on this specification.




Figure 4. V<sub>POR</sub>

For proper operation of the power-on reset feature, use as directed in the figures and table above.

# **Interrupt Output**

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t<sub>iv</sub>, the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the input port register.

The  $\overline{\rm INT}$  output has an open-drain structure and requires a pullup resistor to  $V_{\rm CC}$  depending on the application. For more information on the interrupt output feature, see Control Register and Command Byte and Typical Applications.

Copyright © 2012, Texas Instruments Incorporated



#### I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see Figure 5). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must not be changed between the Start and the Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 6).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 5).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 7). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 5. Definition of Start and Stop Conditions




Figure 6. Bit Transfer




Figure 7. Acknowledgment on the I<sup>2</sup>C Bus

# **Device Address**

The address of the TCA6418E is shown in Table 3.

#### Table 3.

DVTE				В	IT			
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	0	1	1	0	1	0	0	R/W

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.



# **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte, which is stored in the control register in the TCA6418E. The command byte indicates the register that will be updated with information. All registers can be read and written to by the system master.

Table 4 shows all the registers within this device and their descriptions. The default value in all registers is 0.

**Table 4. Register Descriptions** 

ADDRESS	REGISTER NAME	REGISTER	7	6	5	4	3	2	1	0
		DESCRIPTION								
0×00	Reserved	Reserved								
0×01	Reserved	Reserved								
0×02	0x02 INT_STAT Interrupt status register		N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPI_IN T	N/A 0
0×03	Reserved	Reserved								
0×04	Reserved	Reserved								
0×05	Reserved	Reserved								
0×06	Reserved	Reserved								
0×07	Reserved	Reserved								
80×0	Reserved	Reserved								
0×09	Reserved	Reserved								
0×0A	Reserved	Reserved								
0×0B	Reserved	Reserved								
0×0C	Reserved	Reserved								
0×0D	Reserved	Reserved								
0×0E	Reserved	Reserved								
0×0F	Reserved	Reserved								
0×10	Reserved	Reserved								
0×11	GPIO_INT_STAT1	GPIO interrupt status	GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0×12	GPIO_INT_STAT2	GPIO interrupt status	GPIO15	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8 0
0×13	GPIO_INT_STAT3 GPIO interrupt status		N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×14	Ox14 GPIO_DAT_STAT1 (read twice to clear) GPIO data status		GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0×15	0×15 GPIO_DAT_STAT2 (read twice to clear) GPIO data status		GPIO15	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8 0
0×16	GPIO_DAT_STAT3 (read twice to clear)	GPIO data status	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×17			GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0×18	0x18 GPIO_DAT_OUT2 GPIO data out		GPIO15	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8 0
0×19	GPIO_DAT_OUT3	GPIO data out	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×1A	GPIO_INT_EN1	GPIO interrupt enable	GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

# **Table 4. Register Descriptions (continued)**

ADDRESS	REGISTER NAME	REGISTER DESCRIPTION	7	6	5	4	3	2	1	0
0×1B	GPIO_INT_EN2	GPIO interrupt enable	GPIO15	GPIO14 0	GPIO13 0	GPIO12	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8
0×1C	GPIO_INT_EN3	GPIO interrupt enable	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×1D	Reserved	Reserved								
0×1E	Reserved	Reserved								
0×1F	Reserved	Reserved								
0×20	Reserved	Reserved								
0×21	Reserved	Reserved								
0×22	Reserved	Reserved								
0×23	GPIO_DIR1	GPIO data direction 0: input 1: output	GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0 <b>x</b> 24	GPIO_DIR2	GPIO data direction 0: input 1: output	GPIO15	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8
0 <b>x</b> 25	GPIO_DIR3	GPIO data direction 0: input 1: output	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0 <b>×</b> 26	GPIO_INT_LVL 1	GPIO edge/level detect 0: low 1: high	GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0×27	GPIO_INT_LVL 2	GPIO edge/level detect 0: low 1: high	GPIO15 0	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8 0
0×28	GPIO_INT_LVL 3	GPIO edge/level detect 0: low 1: high	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×29	DEBOUNCE_DIS 1	Debounce disable 0: enabled 1: disabled	GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0×2A	DEBOUNCE_DIS 2	Debounce disable 0: enabled 1: disabled	GPIO15 0	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8 0
0×2B	DEBOUNCE_DIS 3	Debounce disable 0: enabled 1: disabled	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×2C	GPIO_PULL1	GPIO pulldown 0: pulldown enabled 1: pulldown disabled	GPIO0 0	GPIO1 0	GPIO2 0	GPIO3 0	GPIO4 0	GPIO 5 0	GPIO6 0	GPIO7 0
0×2D	GPIO_PULL2	GPIO pulldown 0: pulldown enabled 1: pulldown disabled	GPIO15 0	GPIO14 0	GPIO13 0	GPIO12 0	GPIO11 0	GPIO 10 0	GPIO9 0	GPIO8 0
0×2E	GPIO_PULL3	GPIO pulldown 0: pulldown enabled 1: pulldown disabled	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	N/A 0	GPIO17 0	GPIO16 0
0×2F	Reserved									



## Interrupt Status Register, INT STAT (Address 0x02)

GPI\_INT (BIT1) reflects the status of the  $\overline{\text{INT}}$  pin. If GPI\_INT is 1,  $\overline{\text{INT}}$  is asserted. Write 0x02 to INT\_STAT register to clear interrupt.

## GPIO Interrupt Status Registers, GPIO\_INT\_STAT1-3 (Address 0×11-0×13)

These registers are used to check GPIO interrupt status and are cleared on read.

# GPIO Data Status Registers, GPIO\_DAT\_STAT1-3 (Address 0×14-0×16)

These registers show GPIO state when read for inputs and outputs.

#### GPIO Data Out Registers, GPIO DAT OUT1-3 (Address 0x17-0x19)

These registers contain GPIO data to be written to GPIO out driver; inputs are not affected. This is needed so that the value can be written prior to being set as an output.

# GPIO Interrupt Enable Registers, GPIO\_INT\_EN1-3 (Address 0x1A-0x1C)

These registers enable interrupts for GP inputs only.

## GPIO Data Direction Registers, GPIO\_DIR1-3 (Address 0×23-0×25)

A bit value of '0' in any of the unreserved bits sets the corresponding pin as an input. A '1' in any of these bits sets the pin as an output.


## GPIO Edge/Level Detect Registers, GPIO\_INT\_LVL1-3 (Address 0×26-0×28)

A bit value of '0' indicates that interrupt will be triggered on a high-to-low transition for the inputs in GPIO mode. A bit value of '1' indicates that interrupt will be triggered on a low-to-high value for the inputs in GPIO mode.

# Debounce Disable Registers, DEBOUNCE\_DIS1-3 (Address 0x29-0x2B)

This is for pins configured as inputs. A bit value of '0' in any of the unreserved bits enables the debounce while a bit value of '1' disables the debounce.

#### **DEBOUNCE ENABLED**



#### **DEBOUNCE ENABLED**



The reset line always has a 50-µs debounce time.

Submit Documentation Feedback

The 50 µs debounce time for inputs is the time required for the input to be stable to be noticed.

# GPIO Pull Disable Register, GPIO\_PULL1-3 (Address 0×2C-0×2E)

This register enables or disables pulldown registers from inputs.

#### **Bus Transactions**

Data is exchanged between the master and TCA6418E through write and read commands.

#### Writes

Data is transmitted to the TCA6418E by sending the device address and setting the least significant bit (LSB) to a logic 0. The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.




Figure 8. Write to Output Port Register




Figure 9. Write to Configuration or Polarity Inversion Register

## Reads

The bus master first must send the TCA6418E address with the LSB set to a logic 0. The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6418E (see Figure 10 and Figure 11). Data is clocked into the register on the rising edge of the ACK clock pulse.




Figure 10. Read From Register





Figure 11. Read From Input Port Register

#### TYPICAL CHARACTERISTICS


 $T_A = 25$ °C (unless otherwise noted)





# TYPICAL CHARACTERISTICS (continued)


 $T_A = 25$ °C (unless otherwise noted)






# **TYPICAL CHARACTERISTICS (continued)**

 $T_A = 25$ °C (unless otherwise noted)





# **TYPICAL CHARACTERISTICS (continued)**



100

50

0

-40

-15

10


Temperature, T<sub>A</sub> (°C)

35


60

85

#### PARAMETER MEASUREMENT INFORMATION



**SDA LOAD CONFIGURATION** 



**VOLTAGE WAVEFORMS** 


BY	ГΕ	DESCRIPTION
1		I <sup>2</sup> C address
2		Input register port data

- A.  $C_L$  includes probe and jig capacitance.  $t_{ocf}$  is measured with  $C_L$  of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 12. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



#### INTERRUPT LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 13. Interrupt Load Circuit and Voltage Waveforms

Submit Documentation Feedback


# PARAMETER MEASUREMENT INFORMATION (continued)



P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 




- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 x  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r}/t_{f} \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 14. P Port Load Circuit and Timing Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



**SDA LOAD CONFIGURATION** 

P-PORT LOAD CONFIGURATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 15. Reset Load Circuits and Voltage Waveforms

Product Folder Links: TCA6418E

24 Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA6418EYFPR	ACTIVE	DSBGA	YFP	25	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(AZ2, AZN)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Apr-2024

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6418EYFPR	DSBGA	YFP	25	3000	178.0	9.2	2.09	2.09	0.62	4.0	8.0	Q1


# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Apr-2024




# \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TCA6418EYFPR	DSBGA	YFP	25	3000	220.0	220.0	35.0	



DIE SIZE BALL GRID ARRAY




# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



#### NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated