SDFS056B - MARCH 1987 - REVISED AUGUST 2001

- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for N-Bit Cascading
- Fully Synchronous Operation for Counting

#### description

This synchronous, presettable, 4-bit binary counter has internal carry look-ahead circuitry for use in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when

D, DB, OR N PACKAGE (TOP VIEW)									
CLR CLK A B C C C C C C C D C SND	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V <sub>CC</sub> RCO Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> ENT LOAD						

so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. However, counting spikes can occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of CLK.

This counter is fully programmable. That is, it can be preset to any number between 0 and 15. Because presetting is synchronous, a low logic level at the load ( $\overline{LOAD}$ ) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT.

The clear function is asynchronous, and a low logic level at the clear (CLR) input sets all four of the flip-flop outputs to low, regardless of the levels of CLK, LOAD, ENP, and ENT.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications, without additional gating. This function is implemented by the ENP and ENT inputs and an RCO output. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a high-logic-level pulse while the count is 15 (HHHH). The high-logic-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The SN74F161A features a fully independent clock circuit. Changes at ENP, ENT, or LOAD that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold times.

TA	PACKA	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74F161AN	SN74F161AN	
0°C to 70°C	SOIC - D	Tube	SN74F161AD	F161A	
0-0 10 70-0	30IC - D	Tape and reel	SN74F161ADR	FIOTA	
	SSOP – DB	Tape and reel	SN74F161ADBR	F161A	

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDFS056B - MARCH 1987 - REVISED AUGUST 2001

#### state diagram





SDFS056B - MARCH 1987 - REVISED AUGUST 2001




logic diagram (positive logic)




SDFS056B – MARCH 1987 – REVISED AUGUST 2001

#### logic symbol, each flip-flop



logic diagram, each flip-flop (positive logic)






SDFS056B - MARCH 1987 - REVISED AUGUST 2001

#### typical clear, preset, count, and inhibit sequences

The following timing sequence is illustrated below:

- 1. Clear outputs to zero
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





#### SDFS056B - MARCH 1987 - REVISED AUGUST 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, $V_I$ (see Note 1) Input current range Voltage range applied to any output in the high state Current into any output in the low state Package thermal impedance, $\theta_{JA}$ (see Note 2): D pa DB p	-0.5 V to 7 V -1.2 V to 7 V -30 mA to 5 mA -0.5 V to V <sub>CC</sub> 40 mA ackage 73°C/W backage 82°C/W
	nckage 67°C/W −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Iк	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
IOL	Low-level output current			20	mA
Т <sub>А</sub>	Operating free-air temperature	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2	V
VOH		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = – 1 mA	2.5	3.4		V
		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA	2.7			v
VOL		$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 20 mA		0.3	0.5	V
Ц		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
Чн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
	ENP, CLK, A, B, C, D					- 0.6	
ЧL	ENT, LOAD	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 1.2	mA
	CLR					- 0.6	
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA
ICC		V <sub>CC</sub> = 5.5 V			37	55	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SDFS056B - MARCH 1987 - REVISED AUGUST 2001

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> = T <sub>A</sub> = 2	$V_{CC} = 5 V,$ $T_A = 25^{\circ}C$		МАХ	UNIT	
				MIN	MAX				
fclock	Clock frequency			0	100	0	90	MHz	
		CLK high or low (loading)	CLK high or low (loading)						
+	Pulse duration	CLK (counting)	High	4		4		nc	
tw	Fuise duration	CER (counting)	Low	6		7		ns	
	CLR low	CLR low							
		Data before CLK <sup>↑</sup>	High or low	5		5			
		LOAD before CLK	High	11		11.5			
t <sub>su</sub>	Setup time	LOAD before CLK	Low	8.5		9.5		ns	
		ENP and ENT before CLK	High	11		11.5			
		ENF and ENT Delote CERT	Low	5		5			
		Data after CLK <sup>↑</sup>	High or low	2		2			
<b>+</b> .	Hold time		High	2		2			
<sup>t</sup> h	h Hold time	LOAD after CLK <sup>↑</sup>	Low	0		0		ns	
		ENP and ENT after CLK <sup>↑</sup>	High or low	0		0			
t <sub>su</sub>	Inactive-state setup time, C	6		6		ns			

<sup>†</sup> Inactive-state setup time also is referred to as recovery time.


#### switching characteristics (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL	CC = 5 V = 50 PI = 500 Ω = 500 Ω	F, 2,	V <sub>CC</sub> = 4.5 V C <sub>L</sub> = 50 R <sub>L</sub> = 50 T <sub>A</sub> = MIN TC	UNIT		
			MIN	TYP	MAX	MIN	MAX		
f <sub>max</sub>			100	120		90		MHz	
<sup>t</sup> PLH	CLK (LOAD high)	Amu 0	2.7	5.1	7.5	2.7	8.5	ns	
<sup>t</sup> PHL	CLK (LOAD high)	Any Q	2.7	7.1	10	2.7	11	115	
<sup>t</sup> PLH		Amu 0	3.2	5.6	8.5	3.2	9.5	ns	
<sup>t</sup> PHL	CLK (LOAD low)	Any Q	3.2	5.6	8.5	3.2	9.5	115	
<sup>t</sup> PLH	CLK	RCO	4.2	9.6	14	4.2	15	ns	
<sup>t</sup> PHL	OLK	RCO	4.2	9.6	14	4.2	15	115	
<sup>t</sup> PLH		DCO.	1.7	4.1	7.5	1.7	8.5	20	
<sup>t</sup> PHL	ENT	RCO	1.7	4.1	7.5	1.7	8.5	ns	
<b>t-</b>		Any Q	4.7	8.6	12	4.7	13		
<sup>t</sup> PHL	CLR	RCO	3.7	7.6	10.5	3.7	11.5	ns	

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 4: Load circuits and waveforms are shown in Figure 1.



SDFS056B – MARCH 1987 – REVISED AUGUST 2001



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns, duty cycle = 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74F161ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F161A	Samples
SN74F161AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74F161AN	Samples
SN74F161ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74F161A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dime	ensions are nominal												
	Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SI	N74F161ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN	I74F161ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F161ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74F161ANSR	SO	NS	16	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74F161AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74F161AN	N	PDIP	16	25	506	13.97	11230	4.32

# **NS0016A**



# **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated