
features

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Dual 12-Bit Voltage Output DAC
- Programmable Settling Time
 - 3 μ s in Fast Mode
 - 10 μs in Slow Mode
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Compatible With TMS320 and SPI Serial Ports
- Differential Nonlinearity <0.5 LSB Typ
- Monotonic Over Temperature
- Direct Replacement for TLC5618A

applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



description

The TLV5618A is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by an x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package.

The TLV5618AM is characterized for operation from -55°C to 125°C.

ORDERING INFORMATION

TA	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC (D)	Tape and reel	TLV5618AMDREP	5618ME

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corporation.



functional block diagram



Terminal Functions

TERM	INAL	1/0/7	DECORIDE
NAME	NO.	I/O/P	DESCRIPTION
AGND	5	Р	Ground
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs.
DIN	1	I	Digital serial data input
OUTA	4	0	DAC A analog voltage output
OUTB	7	0	DAC B analog voltage output
REF	6	I	Analog reference voltage input
SCLK	2	I	Digital serial clock input
V_{DD}	8	Р	Positive power supply

TLV5618A-EP 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SGLS214 - OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (V _{DD} to AGND)	7 V
Reference input voltage range	– 0.3 V to V _{DD} + 0.3 V
Digital input voltage range	
Operating free-air temperature range [‡] , T _A : TLV5618AM	–55°C to 125°C
Storage temperature range [‡] , T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Package thermal impedance, Rθ _{JA} : D package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Complements as M	V _{DD} = 5 V	4.5	5	5.5	V
Supply voltage, V _{DD}	V _{DD} = 3 V	2.7	3	3.3	V
Power on reset		0.55		2	V
High level digital input value of Maria	V _{DD} = 2.7 V	2			.,
Power on reset High-level digital input voltage, V _{IH} Low-level digital input voltage, V _{IL} VDD =	V _{DD} = 5.5 V	2.4			V
Levels at district and walks as M	V _{DD} = 2.7 V		2.7 3 3.3 55 2 0.6 1 ND 2.048 V _{DD} -1.5	.,	
Low-level digital input voltage, VIL	VDD = 3 V 2.7 3 3.3	1	V		
Defendance with the V to DEE terminal	V _{DD} = 5 V (see Note 1)	AGND	2.7 3 3.3 0.55 2 2 2 2.4 0.6 1 AGND 2.048 V _{DD} -1.5 AGND 1.024 V _{DD} -1.5 2 100 20	V	
Reference voltage, V _{ref} to REF terminal	VDD = 3 V 2.7 3 3.3	V			
Load resistance, R _L		2			kΩ
Load capacitance, C _L				100	pF
Clock frequency, f(CLK)				20	MHz
Operating free-air temperature, TA	TLV5618AM	-55		125	°C

NOTE 1: Due to the x2 output buffer, a reference input voltage ≥ (V_{DD}−0.4 V)/2 causes clipping of the transfer function.



[‡] Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

TLV5618A-EP 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SGLS214 - OCTOBER 2003

electrical characteristics over recommended operating conditions (unless otherwise noted)

power supply

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT	
IDD	Dower overthe overent	No load, All inputs = AGND or	\\ 27\\ to F F \\	Fast		1.8	2.3	A
	Power supply current	V _{DD} , DAC latch = All ones	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	Slow		0.8	1	mA
	Power down supply cu	rrent				1		μΑ
2000			Zero scale, See Note 2		-65		1	
PSRR	Power supply rejection	ratio	Full scale, See Note 3		-65		dB	

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V_{DD} and is given by: $PSRR = 20 log [(E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min)/V_{DD}max]]$

3. Power supply rejection ratio at full scale is measured by varying V_{DD} and is given by: PSRR = 20 log [(E_G(V_{DD}max) – E_G(V_{DD}min)/V_{DD}max]

static DAC specifications

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			12			bits
INL	Integral nonlinearity	See Note 4			±2	±4	LSB
DNL	Differential nonlinearity	See Note 5		±0.5	±1	LSB	
EZS	Zero-scale error (offset error at zero scale)	See Note 6			±12	mV	
E _{ZS} (TC)	Zero-scale-error temperature coefficient	See Note 7			3		ppm/°C
EG	Gain error	See Note 8	V _{DD} = 2.7 V – 5.5 V			±0.6	% full scale V
E _G (TC)	Gain-error temperature coefficient	See Note 9			1		ppm/°C

- NOTES: 4. The relative accuracy of integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effects of zero-code and full-scale errors.
 - 5. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes.
 - 6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
 - 7. Zero-scale-error temperature coefficient is given by: E_{ZS} TC = $[E_{ZS}$ (T_{max}) E_{ZS} (T_{min})]/2 V_{ref} × 10⁶/(T_{max} T_{min}).
 - 8. Gain error is the deviation from the ideal output ($2V_{ref} 1$ LSB) with an output load of $10 \text{ k}\Omega$.
 - 9. Gain temperature coefficient is given by: $E_G T_C = [E_G (T_{max}) E_g (T_{min})]/2V_{ref} \times 10^6/(T_{max} T_{min})$.

output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO	Output voltage range	$R_L = 10 \text{ k}\Omega$	0		V _{DD} -0.4	V
	Output load regulation accuracy	$V_O = 4.096 \text{ V}, 2.048 \text{ V},$ $R_L = 2 k\Omega \text{ to } 10 k\Omega$			±0.29	% FS



electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

reference input

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
٧ı	Input voltage range			0		V _{DD-1.5}	V
RĮ	Input resistance				10		$M\Omega$
C_{I}	Input capacitance				5		pF
	Deference input handwidth	DEE 0.2 V + 4.024 V do	Fast		1.3		MHz
	Reference input bandwidth	REF = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$	Slow		525		kHz
	Reference feedthrough	REF = 1 V _{pp} at 1 kHz + 1.024 V dc (see Note		-80		dB	

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.

digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lн	High-level digital input current	$V_I = V_{DD}$			1	μΑ
I _I L	Low-level digital input current	V _I = 0 V	-1			μΑ
Ci	Input capacitance			8		pF

analog output dynamic performance

	PARAMETER		TEST CONDITIONS					UNIT
	Output astilianting full scale	D 4010	O 400 = F O - Note 44	Fast		1	3	_
t _{s(FS)}	Output settling time, full scale	$R_L = 10 \text{ k}\Omega$	$C_L = 100 \text{ pF}$, See Note 11	Slow		3	10	μs
	Output and and an and	D 4010	0 400 = F 0 - N-1 - 40	Fast		1		_
ts(CC)	Output settling time, code to code	$R_L = 10 \text{ k}\Omega$,	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See Note 12			2		μs
0.0	0.		0 400 F 0 N 4 40	Fast		3		
SR	Slew rate	$R_L = 10 \text{ k}\Omega$,	$C_L = 100 \text{ pF}$, See Note 13	Slow		0.5		V/μs
	Glitch energy	DIN = 0 to 1,	FCLK = 100 kHz, $\overline{\text{CS}} = V_{\text{DD}}$	ı		5		nV-s
SNR	Signal-to-noise ratio					76		
SINAD	Signal-to-noise + distortion	f _S = 102 kSPS,	$f_{out} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega,$			68		
THD	Total harmonic distortion	$C_L = 100 pF$	_			-68		dB
SFDR	Spurious free dynamic range	7				72		

- NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.
 - 12. Settling time is the time for the output signal to remain within \pm 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.
 - 13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% of full-scale voltage.



digital input timing requirements

			MIN	NOM	MAX	UNIT
t _{su(CS-CK)}	Setup time, CS low before first negative SCLK edge		10			ns
t _{su(C16-CS)}	Setup time, 16 th negative SCLK edge before CS rising edge		10			ns
t _{w(H)}	SCLK pulse width high	25			ns	
t _{w(L)}	SCLK pulse width low	25			ns	
t _{su(D)}	Setup time, data ready before SCLK falling edge		8			ns
^t h(D)	Hold time, data held valid after SCLK falling edge		10			ns
^t h(CSH)		V _{DD} = 5 V	25			
	Hold time, CS high between cycles	V _{DD} = 3 V	50			ns

timing requirements




Figure 1. Timing Diagram



TYPICAL CHARACTERISTICS





Figure 2



OUTPUT VOLTAGE LOAD CURRENT 4.105 $V_{DD} = 5 V$ $V_{REF} = 2V$ 5 V Slow Mode, SOURCE 4.100 **Full Scale** Vo- Output Voltage - V 5 V Fast Mode, SOURCE 4.095 4.090 4.085 4.080 4.075 4.070 0 -0.02 -0.04 -0.1 -0.2 -0.4 -0.8 -2 -4 Load Current - mA

Figure 3








Figure 5

TYPICAL CHARACTERISTICS









TYPICAL CHARACTERISTICS

UNTEGRAL NONLINEARITY ERROR VS DIGITAL CODE 4.0 2.5 2.0 1.5 1.5 1.0 0.5 0.0 -1.0 -1.5 -2.0 -3.0 -3.5 -4.0 Digital Code

Figure 10




Figure 11

APPLICATION INFORMATION

general function

The TLV5618A is a dual 12-bit, single-supply DAC, based on a resistor-string architecture. It consists of a serial interface, a speed and power down control logic, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by the reference) is given by:

$$2 REF \frac{CODE}{2^n} [V]$$

Where REF is the reference voltage and CODE is the digital input value within the range of 0_{10} to 2^n –1, where n=12 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data* format section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

serial interface

A falling edge of \overline{CS} starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or \overline{CS} rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 12 shows examples of how to connect the TLV5618A to TMS320, SPI, and Microwire.




Figure 12. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to $\overline{\text{CS}}$. If the word width is 8 bits (SPI and Microwire) two write operations must be performed to program the TLV5618A. After the write operation(s), the holding registers or the control register are updated automatically on the next positive clock edge following the 16^{th} falling clock edge.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16(t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5618A should also be considered.



APPLICATION INFORMATION

data format

The 16-bit data word for the TLV5618A consists of two parts:

• Program bits (D15..D12)

New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	SPD	PWR	R0	MSB		12 Data bits								LSB	

SPD: Speed control bit $1 \rightarrow$ fast mode $0 \rightarrow$ slow mode PWR: Power control bit $1 \rightarrow$ power down $0 \rightarrow$ normal operation On power up, SPD and PWD are reset to 0 (slow mode and normal operation)

The following table lists all possible combinations of register-select bits:

register-select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Reserved

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

examples of operation

Set DAC A output, select fast mode:

Write new DAC A value and update DAC A output:

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ſ	1	1	0	0					Nev	V DAC A	output va	alue				

The DAC A output is updated on the rising clock edge after D0 is sampled.

Set DAC B output, select fast mode:

Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0				New E	BUFFER	content a	nd DAC	B output	value			

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode:
 - 1. Write data for DAC B to BUFFER:

I	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1						New DAC	B value					

2. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0						New DAC	A value					



APPLICATION INFORMATION

examples of operation (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

Set power-down mode:

ĺ	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ſ	Х	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

X = Don't care

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 13.




Figure 13. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



APPLICATION INFORMATION

definitions of specifications and terminology

integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

zero-scale error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

gain error (E_G)

Gain error is the error in slope of the DAC transfer function.

total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.



www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV5618AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5618ME	Samples
V62/04646-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5618ME	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

OTHER QUALIFIED VERSIONS OF TLV5618A-EP:

• Military : TLV5618AM

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV5618AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV5618AMDREP	SOIC	D	8	2500	350.0	350.0	43.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated