



14-BIT, 3-MSPS LOW POWER SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 3 MHz Sample Rate, 14-Bit Resolution
- Zero Latency
- Unipolar, Pseudo Differential Input, Range:
 - 0 V to 2.5 V
- High Speed Parallel Interface
- 78 dB SNR and 88.5 dB THD at 3 MSPS
- Power Dissipation 85 mW at 3 MSPS
- Nap Mode (10 mW Power Dissipation)
- Power Down (10 μW)
- Internal Reference
- Internal Reference Buffer
- 8-/14-Bit Bus Transfer
- 48-Pin TQFP Package


APPLICATIONS

- Optical Networking (DWDM, MEMS Based Switching)
- Spectrum Analyzers
- High Speed Data Acquisition Systems
- High Speed Close-Loop Systems
- Telecommunication
- Ultra-Sound Detection

DESCRIPTION

The ADS7891 is a 14-bit 3-MSPS A-to-D converter with 2.5-V internal reference. The device includes a capacitor based SAR A/D converter with inherent sample and hold. The device offers a 14-bit parallel interface with an additional byte mode that provides easy interface with 8-bit processors. The device has a pseudo-differential input stage.

The -IN swing of ± 200 mV is useful to compensate for ground voltage mismatch between the ADC and sensor and also to cancel common-mode noise. With nap mode enabled, the device operates at lower power when used at lower conversion rates. The device is available in a 48-pin TQFP package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLAS410 - DECEMBER 2003





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
A D 0 7 0 0 4	14.5	+1.5/-1 14 48-Pin PFB -		48-Pin		4000 to 0500	ADS7891IPFBT	Tape and reel 250
ADS7891	±1.5	+1.5/-1	14	TQFP	H-R	–40°C to 85°C	ADS7891IPFBR	Tape and reel 1000

NOTE: For most current specifications and package information, refer to the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range(1)

		UNIT
+IN to AGND		-0.3 V to +VA + 0.1 V
-IN to AGND		-0.3 V to 0.5 V
+VA to AGND		–0.3 V to 7 V
+VBD to BDGND		–0.3 V to 7 V
Digital input voltage to GND		-0.3 V to (+VBD + 0.3 V)
Digital output to GND		-0.3 V to (+VBD + 0.3 V)
Operating temperature range		−40°C to 85°C
Storage temperature range		−65°C to 150°C
Junction temperature (Tjmax)		150°C
TOED needsome	Power dissipation	(Τ _J Max–Τ _A)/ θ _{JA}
TQFP package	θ _{JA} Thermal impedance	86°C/W
I and to see a set up a neldow's a	Vapor phase (60 sec)	215°C
Lead temperature, soldering	Infrared (15 sec)	220°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SPECIFICATIONS

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 5 V or 3.3 V, $V_{ref} = 2.5$ V, $f_{sample} = 3$ MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Full-scale input span(1)	+IN - (-IN)	0		V_{ref}	V
	+IN	-0.2		V _{ref} + 0.2	
Absolute input range	-IN	-0.2		+0.2	V
Input capacitance			27		pF
Input leakage current			500		pA
SYSTEM PERFORMANCE					
Resolution			14		Bits
No missing codes		14			Bits
Integral linearity ⁽²⁾		-1.5	±0.75	1.5	LSB(3)
Differential linearity		-1	±0.75	1.5	LSB(3)
Offset error ⁽⁴⁾	External reference	-1.5	±0.2	1.5	mV
Gain error ⁽⁴⁾	External reference	-1	±0.2	1	mV
Common-mode rejection ratio	With common mode input signal = 200 mVp-p at 1 MHz		60		dB
Power supply rejection	At 3FF0 _H output code, +VA = 4.75 V to 5.25 V , Vref = 2.50 V		80		dB
SAMPLING DYNAMICS					
Conversion time	+VDB = 5 V		255	273	nsec
Conversion time	+VDB = 3 V			273	nsec
Acquisition time	+VDB = 5 V	60	78		nsec
Acquisition time	+VDB = 3 V	60			nsec
Maximum throughput rate				3	MHz
Aperture delay			2		nsec
Aperture jitter			20		psec
Step response			50		nsec
Over voltage recovery			50		nsec
DYNAMIC CHARACTERISTICS					
	V _{IN} = 2.496 Vp-p at 100 kHz/2.5 Vref		-93		
Total harmonic distortion ⁽⁵⁾	V _{IN} = 2.496 Vp-p at 1 MHz/2.5 Vref		-88.5	-87	dB
	V _{IN} = 2.496 Vp-p at 1.4 MHz/2.5 Vref		-79.5		
	V _{IN} = 2.496 Vp-p at 100 kHz/2.5 Vref		78.5		
SNR	V _{IN} = 2.496 Vp-p at 1 MHz/2.5 Vref		78		dB
	V _{IN} = 2.496 Vp–p at 1.4 MHz/2.5 Vref		75		
	V _{IN} = 2.496 Vp–p at 100 kHz/2.5 Vref		78		
SINAD	V _{IN} = 2.496 Vp–p at 1 MHz/2.5 Vref		77		
	V _{IN} = 2.496 Vp–p at 1.4 MHz/2.5 Vref		73.8		
SFDR	V _{IN} = 2.496 Vp–p at 1 MHz/2.5 Vref	88	90		dB
-3 dB Small signal bandwidth			50		MHz
EXTERNAL REFERENCE INPUT					
Input V _{REF} range		2.4	2.5	2.6	V
Resistance(6)			500		kΩ

⁽¹⁾ Ideal input span; does not include gain or offset error.
(2) This is endpoint INL, not best fit.
(3) LSB means least significant bit.
(4) Measured relative to actual measured reference.
(5) Calculated on the first nine harmonics of the input frequency.
(6) Can vary ±20%.



SPECIFICATIONS Continued

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 5 V or 3.3 V, $V_{ref} = 2.5$ V, $f_{sample} = 3$ MHz (unless otherwise noted)

PARA	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL REFEREN	CE OUTPUT					
Start-up time		From 95% (+VA), with 1-μF storage capacitor on REFOUT to AGND			120	msec
V _{REF} Range		IOUT=0	2.48	2.5	2.52	V
Source current		Static load			10	μΑ
Line regulation		+VA = 4.75 V to 5.25 V		1		mV
Drift		IOUT = 0		25		PPM/C
DIGITAL INPUT/OUTP	TUT					
Logic family				CMOS		
	VIH	I _{IH} = 5 μA	+V _{BD} -1		+V _{BD} + 0.3	V
Logialoval	V _{IL}	I _{IL} = 5 μA	-0.3		0.8	V
Logic level VOH VOL		I _{OH} = 2 TTL loads	+V _{BD} – 0.6		+V _{BD}	V
		I _{OL} = 2 TTL loads	0		0.4	V
Data format				Straight Binary		
POWER SUPPLY REG	QUIREMENTS					
Davisa aventuvalta sa	+VBD		2.7	3.3	5.25	V
Power supply voltage	+VA		4.75	5	5.25	V
Supply current, +VA, 3	MHz sample rate			17	18	mA
Power dissipation, 3 MI	Hz sample rate	+VA = 5 V		85	90	mW
NAP MODE						
Supply current, +VA				2	3	mA
Power-up time(1)				60		nsec
POWER DOWN						
Supply current, +VA				2	2.5	μΑ
Power down time(2)		From simulation results		10		μsec
Power up time		1-μF Storage capacitor on REFOUT to AGND		25		msec
Invalid conversions after	er power up or reset				4	Numbers
TEMPERATURE RAN	GE					
Operating free-air			-40		85	°C
Potating 114 2 2						

⁽¹⁾ Minimum acquisition time for first sampling after the end of nap state must be 60 nsec more than normal. (2) Time required to reach level of 2.5 µA.



TIMING REQUIREMENTS

All specifications typical at -40° C to 85° C, +VA = +5 V, +VBD = +5 V (see Notes 1, 2, 3, and 4)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	REF FIG.
Conversion time	t(conv)		255	273	ns	5
Acquisition time	t(acq)	60	78		ns	5
SAMPLING AND CONVERSION START	. , ,	•				
Hold time CS low to CONVST high (with BUSY high)	t _{h1}	10			ns	3
Delay CONVST high to acquisition start	^t d1	2	4	5	ns	1
Hold time, CONVST high to CS high with BUSY low	t _{h2}	10			ns	1
Hold time, CONVST low to CS high	t _{h3}	10			ns	1
Delay CONVST low to BUSY high	t _{d2}			40	ns	1
CS width for acquisition or conversion to start	t _{w3}	20			ns	2
Delay CS low to acquisition start with CONVST high	t _{d3}	2	4	5	ns	2
Pulse width, from CS low to CONVST low for acquisition to start	t _{w1}	20			ns	2
Delay CS low to BUSY high with CONVST low	t _{d4}			40	ns	2
Quiet sampling time ⁽³⁾		25			ns	
CONVERSION ABORT						
Setup time CONVST high to CS low with BUSY high	t _{su1}			15	ns	4
Delay time CS low to BUSY low with CONVST high	t _{d5}			20	ns	4
DATA READ						
Delay RD low to data valid with CS low	^t d6			25	ns	5
Delay BYTE high to LSB word valid with CS and RD low	^t d7			25	ns	5
Delay time RD high to data 3-state with CS low	t _{d9}			25	ns	5
Delay time end of conversion to BUSY low	^t d11			20	ns	5
Quiet sampling time RD high to CONVST low	t ₁			25	ns	5
Delay CS low to data valid with RD low	t _{d8}			25	ns	6
Delay CS high to data 3-state with RD low	t _{d10}			25	ns	6
Quiet sampling time CS low to CONVST low	t ₂			25	ns	6
BACK-TO-BACK CONVERSION						
Delay BUSY low to data valid	t _{d12}			10	ns	7, 8
Pulse width, CONVST high	t _{w4}	70			ns	7, 8
Pulse width, CONVST low	t _{w5}	20			ns	7
POWER DOWN/RESET						
Pulse width, low for PWD/RST to reset the device	t _{w6}	45		6140	ns	12
Pulse width, low for PWD/RST to power down the device	t _{w7}	7200			ns	11
Delay time, power up after PWD/RST is high	t _{d13}			25	ms	11

⁽¹⁾ All input signals are specified with $t_f = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. (2) See timing diagram.

⁽³⁾ Quiet period before conversion start, no data bus activity including data bus 3-state is allowed in this period.
(4) All timings are measured with 20 pF equivalent loads with 5 V +VBD and 10-pF equivalent loads with 3 V +VBD on all data bits and BUSY pin.



PIN ASSIGNMENTS



NC - No connection



Terminal Functions

PIN	NAME	I/O	DESCRIPTION								
16–23,	DATA BUS		8 B	IT BUS	16 BIT BUS						
26–31	BYTE =		0	1	0						
16	DB13	0	D13 (MSB)	D5	D13 (MSB)						
17	DB12	0	D12	D4	D12						
18	DB11	0	D11	D3	D11						
19	DB10	0	D10	D2	D10						
20	DB9	0	D9	D1	D9						
21	DB8	0	D8	D0 (LSB)	D8						
22	DB7	0	D7	0	D7						
23	DB6	0	D6	0	D6						
26	DB5	0	D5	0	D5						
27	DB4	0	D4	0	D4						
28	DB3	0	D3	0	D3						
29	DB2	0	D2	0	D2						
30	DB1	0	D1	0	D1						
31	DB0	0	D0 (LSB)	0	D0 (LSB)						
36	BUSY	0	Status output. This pin is h	igh when a conversion	is in progress.						
39	BYTE	I	Byte select input. Used for 0: No fold back. 1: Lower byte D[5:0] is fold	· ·	D5 is available in D13 place.						
40	CONVST	I			uisition. The falling edge of this input ends the timing diagrams for more details.						
41	RD	I	Active low synchronization enable and puts the previo		utput. When $\overline{\text{CS}}$ is low, this serves as the output n the bus.						
37	A_PWD	Ι	Nap mode enable, active lo	ow							
24, 34	+VBD		Digital power supply for all	digital inputs and output	its. Refer to Table 3 for layout guidelines.						
25, 35	BDGND		Digital ground for all digital the device.	inputs and outputs. Nee	eds to be shorted to analog ground plane below						
42	CS	I	Chip Select. Active low sig release from 3-state. Refer		tion like acquisition start, conversion start, bus for more details.						
38	PWD/RST	I	Active low input, acts as de	evice power down/device	ce reset signal.						
5, 8, 11, 12, 14, 15, 44, 45	AGND		Analog ground pins. Need	to be shorted to analog	ground plane below the device.						
4, 9, 10, 13, 43, 46	+VA		Analog power supplies. Re	efer to Table 3 for layout	guidelines.						
6	+IN	I	Non inverting analog input	channel							
7	-IN	I	Inverting analog input char	nnel							
1	REFIN	I	Reference (positive) input. and 1-µF storage capacito	•	d with REFM pin using 0.1-μF bypass capacitor						
2	REFOUT	0		n external reference is u	N pin when internal reference is used. Do not sed. Always needs to be decoupled with AGND						
47, 48	REFM	I	Reference ground. To be c	onnected to analog gro	und plane.						
3, 32, 33	NC		No connection pins.	-							



DESCRIPTION AND TIMING DIAGRAMS

SAMPLING AND CONVERSION START

There are three ways to start sampling. The rising edge of $\overline{\text{CONVST}}$ starts sampling with $\overline{\text{CS}}$ and BUSY being low (see Figure 1) or it can be started with the falling edge of $\overline{\text{CS}}$ when $\overline{\text{CONVST}}$ is high and BUSY is low (see Figure 2). Sampling can also be started with an internal conversion end (before BUSY falling edge) with $\overline{\text{CS}}$ being low and $\overline{\text{CONVST}}$ high before an internal conversion end (see Figure 3). Also refer to the section DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION for more details.

A conversion can be started two ways (a conversion start is the end of sampling). Either with the falling edge of \overline{CS} when \overline{CS} is low (see Figure 1) or the falling edge of \overline{CS} when \overline{CONVST} is low (see Figure 2). A clean and low jitter falling edge of these respective signals triggers a conversion start and is important to the performance of the converter. The BUSY pin is brought high immediately following the \overline{CONVST} falling edge. BUSY stays high throughout the conversion process and returns low when the conversion has ended.




Figure 1. Sampling and Conversion Start Control With CONVST Pin




Figure 2. Sampling and Conversion Start Control With CS Pin




Figure 3. Sampling Start With CS Low and CONVST High (Back-to-Back)



CONVERSION ABORT

The falling edge of $\overline{\text{CS}}$ aborts the conversion while BUSY is high and $\overline{\text{CONVST}}$ is high (see Figure 4). The device outputs 3F80 (hex) to indicate a conversion abort.




Figure 4. Conversion Abort

DATA READ

Two conditions need to be satisfied for a read operation. Data appears on the D13 through D0 pins (with D13 MSB) when both \overline{CS} and \overline{RD} are low. Figure 5 and Figure 6 illustrate the device read operation. The bus is three-stated if any one of the signals is high.




Figure 5. Read Control Via CS and RD

There are two output formats available. Fourteen bit data appears on the bus during a read operation while BYTE is low. When BYTE is high, the lower byte (D5 through D0 followed by all zeroes) appears on the data bus with D5 in the MSB. This feature is useful for interfacing with eight bit microprocessors and microcontrollers.






Figure 6. Read Control Via CS and RD Tied to BDGND

DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION

The following two figures illustrate device operation in back-to-back conversion mode. It is possible to operate the device at any throughput in this mode, but this is the only mode in which the device can be operated at throughputs exceeding 2.8 MSPS.

A conversion starts on the $\overline{\text{CONVST}}$ falling edge. The BUSY output goes high after a delay (t_{d2}). Note that care must be taken not to abort the conversion (see Figure 4) apart from timing restrictions shown in Figure 7 and Figure 8. The conversion ends within the conversion time, $t_{(\text{CONV})}$, after the $\overline{\text{CONVST}}$ falling edge. The new acquisition can be immediately started without waiting for the BUSY signal to go low. This can be ensured with a $\overline{\text{CONVST}}$ high pulse width that is more than or equal to ($t_0 - t_{(\text{CONV})} + 10$ nsec) which is t_{w4} for a 3-MHz operation.




Figure 7. Back-To-Back Operation With CS and RD Low







Figure 8. Back-To-Back operation With CS Toggling and RD Low

NAP MODE

The device can be put in nap mode following the sequences shown in Figure 9. This provides substantial power saving while operating at lower sampling rates.

While operating the device at throughput rates lower than 2.54 MSPS, $\overline{A_PWD}$ can be held low (see Figure 9). In this condition, the device goes into the nap state immediately after BUSY goes low and remains in that state until the next sampling starts. The minimum acquisition time is 60 nsec more than $t_{(acq)}$ as defined in the timing requirements section.


Alternately, $\overline{A_PWD}$ can be toggled any time during operation (see Figure 10). This is useful when the system acquires data at the maximum conversion speed for some period of time (back-to-back conversion) and it does not acquire data for some time while the acquired data is being processed. During this period, the device can be put in the nap state to save power. The device remains in the nap state as long as $\overline{A_PWD}$ is low with BUSY being low and sampling has not started. The minimum acquisition time for the first sampling after the nap state is 60 nsec more than $t_{(acq)}$ as defined in the timing requirements section.



NOTE: The SAMPLE (Internal) signal is generated as described in the Sampling and Conversion Start section.

Figure 9. Device Operation While A_PWD is Held Low





NOTE: The SAMPLE (Internal) signal is generated as described in the Sampling and Conversion Start section.

Figure 10. Device Operation While \overline{A} PWD is Toggling

POWERDOWN/RESET

A low level on the $\overline{\text{PWD}/\text{RST}}$ pin puts the device in the powerdown phase. This is an asynchronous signal. As shown in Figure 11, the device is in the reset phase for the first t_{W6} period after a high-to-low transition of $\overline{\text{PWD}/\text{RST}}$. During this period the output code is 3F80 (hex) to indicate that the device is in the reset phase. The device powers down if the $\overline{\text{PWD}/\text{RST}}$ pin continues to be low for a period of more than t_{W7} . Data is not valid for the first four conversions after a power-up (see Figure 11) or an end of reset (see Figure 12). The device is initialized during the first four conversions.




Figure 11. Device Power Down




Figure 12. Device Reset



TYPICAL CHARACTERISTICS(1)

DC CODE SPREAD AT CENTER OF CODE




Figure 13

EFFECTIVE NUMBER OF BITS vs FREE-AIR TEMPERATURE





Figure 14

SIGNAL-TO-NOISE AND DISTORTION





SIGNAL-TO-NOISE RATIO





Figure 16

⁽¹⁾ At V_{ref} = 2.5 V external, unless otherwise specified.



SPURIOUS FREE DYNAMIC RANGE vs FREE-AIR TEMPERATURE



TOTAL HARMONIC DISTORTION vs





Figure 18

EFFECTIVE NUMBER OF BITS vs



SIGNAL-TO-NOISE AND DISTORTION








Figure 20




















GAIN ERROR










Figure 26














INTERNAL REFERENCE OUTPUT



DIFFERENTIAL NONLINEARITY




Figure 34




Figure 35






Figure 36



PRINCIPLES OF OPERATION

The ADS7891 is a member of a family of high-speed successive approximation register (SAR) analog-to-digital converters (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The conversion clock is generated internally. The conversion time is 273 ns max (at 5 V +VBD).

The analog input is provided to two input pins: +IN and –IN. (Note that this is pseudo differential input and there are restrictions on –IN voltage range.) When a conversion is initiated, the difference voltage between these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS7891 has a built-in 2.5-V (nominal value) reference but can operate with an external reference. When an internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with an 0.1- μ F decoupling capacitor and a 1- μ F storage capacitor between pin 2 (REFOUT) and pins 47, 48 (REFM). The internal reference of the converter is buffered . There is also a buffer from REFIN to CDAC. This buffer provides isolation between the external reference and the CDAC and also recharges the CDAC during conversion. It is essential to decouple REFOUT to AGND with a 0.1- μ F capacitor while the device operates with an external reference.

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the -IN input is limited to between -0.2 V and 0.2 V, thus allowing the input to reject a small signal which is common to both the +IN and -IN inputs. The +IN input has a range of -0.2 V to (+V_{ref} +0.2 V). The input span (+IN - (-IN)) is limited from 0 V to VREF.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, signal frequency, and source impedance. Essentially, the current into the ADS7891 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current (this may not happen when a signal is moving continuously). The source of the analog input voltage must be able to charge the input capacitance (27 pF) to better than a 14-bit settling level with a step input within the acquisition time of the device. The step size can be selected equal to the maximum voltage difference between two consecutive samples at the maximum signal frequency. (Refer to Figure 39 for the suggested input circuit.) When the converter goes into hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, both –IN and +IN inputs should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications.

Care should be taken to ensure that +IN and -IN see the same impedance to the respective sources. (For example, both +IN and -IN are connected to a decoupling capacitor through a $21-\Omega$ resistor as shown in Figure 39.) If this is not observed, the two inputs could have different settling times. This may result in an offset error, gain error, or linearity error which changes with temperature and input voltage.

RECOMMENDED OPERATIONAL AMPLIFIERS

It is recommended to use the THS4031 or THS4211 op amps for the analog input. All of the performance figures in this data sheet are measured using the THS4031. Refer to Figure 39 for more information.



DIGITAL INTERFACE

TIMING AND CONTROL

Refer to the SAMPLING AND CONVERSION START section and the CONVERSION ABORT section.

READING DATA

The ADS7891 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when \overline{CS} and \overline{RD} are both low. There is a minimal quiet sampling period requirement around the falling edge of \overline{CONVST} as stated in the timing requirements section. Data reads or bus three-state operations should not be attempted within this period. Any other combination of \overline{CS} and \overline{RD} three-states the parallel output. Refer to Table 1 for ideal output codes.

Table 1. Ideal Input Voltages and Output Codes⁽¹⁾

DESCRIPTION	DESCRIPTION ANALOG VALUE		HEX CODE		
Full scale	V _{ref} – 1 LSB	11 1111 1111 1111	3FFF		
Midscale	V _{ref} /2	10 0000 0000 0000	2000		
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	01 1111 1111 1111	1FFF		
Zero	0 V	00 0000 0000 0000	0000		

⁽¹⁾ Full-scale range = V_{ref} and least significant bit (LSB) = V_{ref}/16384

The output data appears as a full 14-bit word (D13-D0) on pins DB13 - DB0 (MSB-LSB) if BYTE is low.

READING THE DATA IN BYTE MODE

The result can also be read on an 8-bit bus for convenience by using pins DB13–DB6. In this case two reads are necessary; the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB13–DB6, and then bringing BYTE high. When BYTE is high, the lower bits (D5–D0) followed by all zeros are on pins DB13 – DB6 (refer to Table 2).

These multi-word read operations can be performed with multiple active \overline{RD} signals (toggling) or with \overline{RD} tied low for simplicity.

Table 2. Conversion Data Read Out

ВҮТЕ	DATA READ OUT						
BAIF	DB13 – DB6	DB5 – DB0					
High	D5 – D0, 00	All zeroes					
Low	D13 – D6	D5 – D0					

Also refer to the DATA READ and DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION sections for more details.

Reset

Refer to the POWERDOWN/RESET section for the device reset sequence.

It is recommended to reset the device after power on. A reset can be issued once the power has reached 95% of its final value.

PWD/RST is an asynchronous active low input signal. A current conversion is aborted no later than 45 ns after the converter is in the reset mode. In addition, the device outputs a 3F80 code to indicate a reset condition. The converter returns back to normal operation mode immediately after the PWD/RST input is brought high.

Data is not valid for the first four conversions after a device reset.

Powerdown

Refer to the POWERDOWN/RESET section for the device powerdown sequence.

The device enters powerdown mode if a $\overline{PWD}/\overline{RST}$ low duration is extended for more than a period of t_{W7} .

The converter goes back to normal operation mode no later than a period of t_{d13} after the PWD/RST input is brought high.

ADS7891





After this period, normal conversion and sampling operation can be started as discussed in previous sections. Data is not valid for the first four conversions after a device reset.

Nap Mode

Refer to the NAP MODE section in the DESCRIPTION AND TIMING DIAGRAMS section for information.



APPLICATION INFORMATION

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7891 circuitry.

As the ADS7891 offers single-supply operation, it is often used in close proximity with digital logic, micro-controllers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve acceptable performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to the end of sampling (within quiet sampling time) and just prior to latching the output of the analog comparator during the conversion phase. Thus, driving any single conversion for an n-bit SAR converter, there are n+1 windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS7891 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1- μ F bypass capacitor and 1- μ F storage capacitor are recommended from REFIN (pin 1) directly to REFM (pin 48).

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a micro-controller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane that is separate from the connection for +VBD and digital logic until they are connected at the power entry point onto the PCB. Power to the ADS7891 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of capacitor. In addition to a 0.1- μ F capacitor, a 1- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors, all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 3. Power Supply Decoupling Capacitor Placement

POWER SUPPLY PLANE	CONVERTED ANALOG SIDE	OON VEDTED DIGITAL OUDE
SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE
Pairs of pins that require a shortest path to decoupling capacitors	(4,5), (9,8), (10,11), (13, 15), (43, 44) (46, 45)	(24, 25), (34, 35)
Pins that require no decoupling	14, 12	




Figure 37. Using External Reference






Figure 38. Using Internal Reference




Figure 39. Typical Analog Input Circuit




Figure 40. Interfacing With Microcontroller



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7891IPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS7891I	Samples
ADS7891IPFBT	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS7891I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Feb-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7891IPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 24-Feb-2023



*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Г	ADS7891IPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated