



12-BIT, OCTAL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 2.7-V to 5.5-V Single Supply
- 12-Bit Linearity and Monotonicity
- Rail-to-Rail Voltage Output
- Settling Time: 5 μs (Max)
- Ultralow Glitch Energy: 0.1 nVs
- Ultralow Crosstalk: -100 dB
- Low Power: 1.8 mA (Max)
- Per-Channel Power Down: 2 μA (Max)
- Power-On Reset to Zero Scale and Mid Scale
- SPI-Compatible Serial Interface: Up to 50 MHz
- Simultaneous or Sequential Update
- Asynchronous Clear
- Binary and Twos-Complement Capability
- Daisy-Chain Operation
- 1.8-V to 5.5-V Logic Compatibility
- Specified Temperature Range: –40°C to 105°C
- Small, 5-mm x 5-mm, 32-Lead QFN Package

APPLICATIONS

- Portable Battery-Powered Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage and Current Sources
- Programmable Attenuators
- Industrial Process Control

DESCRIPTION


The DAC7558 is a 12-bit, octal-channel, voltage output DAC with exceptional linearity and monotonicity. Its proprietary architecture minimizes undesired transients such as code to code glitch and channel to channel crosstalk. The low-power DAC7558 operates from a single 2.7-V to 5.5-V supply. The DAC7558 output amplifiers can drive a $2\text{-k}\Omega$, 200-pF load rail-to-rail with 5-µs settling time; the output range is set using an external voltage reference.

The 3-wire serial interface operates at clock rates up to 50 MHz and is compatible with SPI, QSPI, MicrowireTM, and DSP interface standards. The outputs of all DACs may be updated simultaneously or sequentially. The parts incorporate a power-on-reset circuit to ensure that the DAC outputs power up to zero volts and remain there until a valid write cycle to the device takes place. The parts contain a power-down feature that reduces the current consumption of the device to under 2 μ A.

The small size and low-power operation makes the DAC7558 ideally suited for battery-operated portable applications. The power consumption is typically 7.5 mW at 5 V, 3.7 mW at 3 V, and reduces to 1 μ W in power-down mode.

The DAC7558 is available in a 32-lead QFN package and is specified over -40°C to 105°C.

FUNCTIONAL BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Microwire is a trademark of National Semiconductor Corp..





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
DACZEEO	7550 00 05N DUD 4000 TO 40500 D750		D758	DAC7558IRHBT	250-piece Tape and Reel	
DAC7558	32 QFN	RHB	-40°C TO 105°C	D/56	DAC7558IRHBR	3000-piece Tape and Reel

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

	UNIT
V_{DD} , IOV_{DD} to GND	-0.3 V to 6 V
Digital input voltage to GND	–0.3 V to V _{DD} + 0.3 V
V _{out} to GND	–0.3 V to V _{DD} + 0.3 V
Operating temperature range	-40°C to 105°C
Storage temperature range	−65°C to 150°C
Junction temperature (T _J Max)	150°C

⁽¹⁾ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS

 V_{DD} = 2.7 V to 5.5 V, VREF = VDD, R_L = 2 k Ω to GND; C_L = 200 pF to GND; all specifications –40°C to 105°C, unless otherwise specified

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNITS
STATIC PERFORMANCE(1)				
Resolution		12		Bits
Relative accuracy		±0.35	±1	LSB
Differential nonlinearity	Specified monotonic by design	±0.08	±0.5	LSB
Offset error			±12	mV
Zero-scale error	All zeroes loaded to DAC register		±12	mV
Gain error	V _{DD} = 5 V, V _{REF} = 4.096 V		±0.15	%FSR
Full-scale error	V _{DD} = 5 V, V _{REF} = 4.096 V		±0.5	%FSR
Zero-scale error drift		7		μV/°C
Gain temperature coefficient		3		ppm of FSR/°C
PSRR	V _{DD} = 5 V	0.75		mV/V
OUTPUT CHARACTERISTICS(2)	,			
Output voltage range		0	VREF	V
Output voltage settling time	$R_L = 2 \text{ k}\Omega; 0 \text{ pF} < C_L < 200 \text{ pF}$		5	μs
Slew rate		1.8		V/µs
Capacitive load stability	R _L = ∞	470		pF
	$R_L = 2 k\Omega$	1000		
Digital-to-analog glitch impulse	1 LSB change around major carry	0.1		nV-s
Channel-to-channel crosstalk	1-kHz full-scale sine wave, outputs unloaded	-100		dB
Digital feedthrough		0.1		nV-s
Output noise density (10-kHz offset frequency)		120		nV/rtHz
Total harmonic distortion	$F_{OUT} = 1 \text{ kHz}, F_S = 1 \text{ MSPS}, BW = 20 \text{ kHz}$	-85		dB
DC output impedance		1		Ω
Short-circuit current	V _{DD} = 5 V	50		mA
	$V_{DD} = 3 V$	20		
Power-up time	Coming out of power-down mode, $V_{DD} = 5 \text{ V}$	15		μs
	Coming out of power-down mode, $V_{DD} = 3 \text{ V}$	15		
REFERENCE INPUT				
V _{REF} Input range		0	V_{DD}	V
Reference input impedance	V_{REF} 1 through V_{REF} 4 shorted together	12.5		$k\Omega$
Reference current	$V_{REF} = V_{DD} = 5 \text{ V},$ $V_{REF}1 \text{ through } V_{REF}4 \text{ shorted together}$	400	400 650	
	$V_{REF} = V_{DD} = 3 V$, $V_{REF}1$ through $V_{REF}4$ shorted together	240		
LOGIC INPUTS ⁽²⁾				
Input current			±1	μΑ
V _{IN_L} , Input low voltage	IOV _{DD} ≥ 2.7 V		0.3 IOV _{DD}	V
V _{IN_H} , Input high voltage	IOV _{DD} ≥ 2.7 V	0.7 IOV _{DD}		V
Pin capacitance			3	pF

 ⁽¹⁾ Linearity tested using a reduced code range of 30 to 4065; output unloaded.
 (2) Specified by design and characterization, not production tested. For 1.8 V < IOV_{DD} < 2.7 V, it is recommended that V_{IH} = IOV_{DD} , V_{IL} =



ELECTRICAL CHARACTERISTICS (Continued)

 V_{DD} = 2.7 V to 5.5 V, VREF = VDD, R_L = 2 k Ω to GND; C_L = 200 pF to GND; all specifications –40°C to 105°C, unless otherwise specified

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS				,	
V _{DD} , IOV _{DD} ⁽¹⁾		2.7		5.5	V
I _{DD} (normal operation)	DAC active and excluding load current				
$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	V IOV and V OND		1.1	1.8	mA
V _{DD} = 2.7 V to 3.6 V	$V_{IH} = IOV_{DD}$ and $V_{IL} = GND$		1	1.7	
I _{DD} (all power-down modes)					
$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	$V_{IH} = IOV_{DD}$ and $V_{IL} = GND$		0.2	2	μA
V _{DD} = 2.7 V to 3.6 V			0.05	2	
POWER EFFICIENCY		·			
I _{OUT} /I _{DD}	$I_{LOAD} = 2 \text{ mA}, V_{DD} = 5 \text{ V}$		93%		

⁽¹⁾ IOV_{DD} operates down to 1.8 V with slightly degraded timing, as long as $V_{IH} = IOV_{DD}$ and $V_{IL} = GND$.



TIMING CHARACTERISTICS(1)(2)

 V_{DD} = 2.7 V to 5.5 V, R_L = 2 k Ω to GND; all specifications –40°C to 105°C, unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
t ₁ (3)	SCLK avalatima	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	20			no		
11117	SCLK cycle time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	20			ns		
	SCLK HIGH time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	10			ns		
t ₂	SCEN HIGH LITTLE	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	10			115		
+	SCLK LOW time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	10			ns		
t ₃	SCEN LOW LITTLE	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	10			115		
	SYNC falling edge to SCLK falling edge setup	V _{DD} = 2.7 V to 3.6 V	4					
t ₄	time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	4			ns		
	Data setup time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5	5		no		
t ₅	Data setup time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	5			ns		
	Data hold time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	4.5					
t ₆	Data noid time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	4.5			ns		
	SCLK falling edge to SYNC rising edge	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	0			no		
t ₇	SCEN failing edge to STNC fishing edge	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	0			ns		
	Minimum SYNC HIGH time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	20	20		no		
t ₈	WIIIIIIIIIIIIII STNC HIGH LITTE	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	20			ns		
	CCL K follow adds to CDO valid	V _{DD} = 2.7 V to 3.6 V	10					
t ₉	SCLK falling edge to SDO valid	V _{DD} = 3.6 V to 5.5 V	10			ns		
	CLB pulse width low	V _{DD} = 2.7 V to 3.6 V	10			no		
t ₁₀	CLR pulse width low	V _{DD} = 3.6 V to 5.5 V	10			ns		

- All input signals are specified with $t_R = t_F = 1$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See Serial Write Operation timing diagram Figure 1. Maximum SCLK frequency is 50 MHz at $V_{DD} = 2.7 \text{ V}$ to 5.5 V.





Figure 1. Serial Write Operation



PIN DESCRIPTION

RHB PACKAGE (TOP VIEW)



Terminal Functions

TE	RMINAL	DESCRIPTION							
NO.	NAME								
1	VFBA	DAC A amplifier sense input							
2	VOUTA	Analog output voltage from DAC A							
3	VOUTB	Analog output voltage from DAC B							
4	VFBB	DAC B amplifier sense input							
5	VFBC	DAC C amplifier sense input							
6	VOUTC	Analog output voltage from DAC C							
7	VOUTD	Analog output voltage from DAC D							
8	VFBD	DAC D amplifier sense input							
9	VREF2	Positive reference voltage input for DAC C and DAC D							
10	SDO	Serial data output							
11	IOVDD	I/O voltage supply input							
12	DGND	Digital ground							
13	SDIN	Serial data input							
14	SCLK	Serial clock input							
15	SYNC	Frame synchronization input. The falling edge of the SYNC pulse indicates the start of a serial data frame shifted out to the DAC7558.							
16	VREF3	Positive reference voltage input for DAC E and DAC F							
17	VFBE	DAC E amplifier sense input							
18	VOUTE	Analog output voltage from DAC E							
19	VOUTF	Analog output voltage from DAC F							
20	VFBF	DAC F amplifier sense input							
21	VFBG	DAC G amplifier sense input							
22	VOUTG	Analog output voltage from DAC G							
23	VOUTH	Analog output voltage from DAC H							
24	VFBH	DAC H amplifier sense input							



PIN DESCRIPTION (continued)

Terminal Functions (continued)

25	VREF4	Positive reference voltage input for DAC G and DAC H
26	DCEN	Daisy-chain enable
27	PD	Power down
28	VDD	Analog voltage supply input
29	AGND ⁽¹⁾	Analog ground
30	RSTSEL	Reset select. If this pin is low, input coding is binary; if high, then 2s compliment.
31	RST	Asynchronous reset. Active low. If $\overline{\text{RST}}$ pin is low, all DAC channels reset either to zero scale (RSTSEL = 0) or to midscale (RSTSEL = 1).
32	VREF1	Positive reference voltage input for DAC A and DAC B


(1) Thermal pad should be connected to AGND.

TYPICAL CHARACTERISTICS


LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE vs DIGITAL INPUT CODE Channel A Channel B V_{DD} = 5 V V_{REF} = 4.096 V V_{DD} V_{REF} = 4.096 V Linearity Error - LSB Linearity Error – LSB 0.5 0 Differential Linearity Error - LSB Differential Linearity Error - LSB 0.5 0.25 0.25 -0.5 512 1024 1536 2048 2560 3072 3584 4096 512 1024 1536 2048 2560 3072 3584 4096 **Digital Input Code Digital Input Code**

Figure 2. Figure 3.





LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR
VS
DIGITAL INPUT CODE








Figure 4.

Figure 5.

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs





LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR VS

DIGITAL INPUT CODE




Figure 6. Figure 7.






Figure 10. Figure 11.

Digital Input Code

0

512

1024

1536

2048

Digital Input Code


2560

3072

3584

4096





Digital Input Code








Figure 18.

Figure 19.










SOURCE CURRENT AT POSITIVE RAIL



SOURCE CURRENT AT POSITIVE RAIL




Figure 25.

SUPPLY CURRENT vs DIGITAL INPUT CODE






Figure 27.











Figure 30.



HISTOGRAM OF CURRENT CONSUMPTION - 5.5 V





Figure 31.










Figure 34.





Figure 33.

EXITING POWER-DOWN MODE





t – Time – 4 μ s/div

Figure 35.



Vo- Output Voltage - V










Figure 38.

WORST-CASE GLITCH





Figure 39.



DIGITAL FEEDTHROUGH ERROR

CHANNEL-TO-CHANNEL CROSSTALK FOR A FULL-SCALE SWING






Figure 41.

TOTAL HARMONIC DISTORTION vs OUTPUT FREQUENCY




Figure 42.



3-Wire Serial Interface

The DAC7558 digital interface is a standard 3-wire SPI/QSPI/Microwire/DSP-compatible interface.

Table 1. Serial Interface Programming

DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15-DB4	DB3-DB0	
A1	Α0	LD1	LD0	SEL2	SEL1	SEL0	PWD	MSB-LSB	Don't Care	DESCRIPTION
0	0	0	0	0	0	0	0	Data	Х	Write to buffer A with data
		0	0	0	0	1	0	Data	Χ	Write to buffer B with data
		0	0	0	1	0	0	Data	Χ	Write to buffer C with data
		0	0	0	1	1	0	Data	Х	Write to buffer D with data
		0	0	1	0	0	0	Data	Х	Write to buffer E with data
		0	0	1	0	1	0	Data	Х	Write to buffer F with data
		0	0	1	1	0	0	Data	Х	Write to buffer G with data
		0	0	1	1	1	0	Data	Χ	Write to buffer H with data
		0	1		001, 010 101, 110		0	Data	Х	Write to buffer with data and load DAC (selected by DB19, DB18, and DB17)
		1 0			(000, 001, 010, 011, 100, 101, 110)			Data	Х	Write to buffer with data and load DAC (selected by DB19, DB18, and DB17) and load all other DACs with buffer data
(Both	1 1 h A1 and		1	0	0	0	0	Data	Х	Load DACs A and B with current buffer data
A0 sho set to z	ould be zero for	1	1	0	0	1	0	Data	Х	Load DACs A, B, C, and D with current buffer data
	device ation. do not	1	1	0	1	0	0	Data	Х	Load DACs A, B, C, D, E, and F with current buffer data
respon	d if any ner	1	1	0	1	1	0	Data	Х	Load DACs A, B, C, D, E, F, G, and H with current buffer data
combin	ation is ed)	1	1	1	0	0	0	Data	Х	Write to buffer with new data and load DACs A and B simultaneously
		1	1	1	0	1	0	Data	Х	Write to buffer with new data and load DACs A, B, C, and D simultaneously
		1	1	1	1	0	0	Data	Х	Write to buffer with new data and load DACs A, B, C, D, E, and F simultaneously
		1	1	1	1	1	0	Data	Х	Write to buffer with new data and load DACs A, B, C, D, E, F, G, and H simultaneously
		X 0 (000, 001, 010, 100, 100, 101, 110,			1	See Table 2	Х	Write to buffer and load DAC with Power-Down command to individual channel (selected by DB19, DB18, and DB17)		
		Х	1		001, 010 101, 110		1	See Table 2 and Table 3	Х	Write to buffer and load DACs with Power-Down command to multiple channels (selected by DB19, DB18, and DB17)



THEORY OF OPERATION

D/A SECTION

The architecture of the DAC7558 consists of a string DAC followed by an output buffer amplifier. Figure 43 shows a generalized block diagram of the DAC architecture.




Figure 43. Typical DAC Architecture

The input coding to the DAC7558 is unsigned binary, which gives the ideal output voltage as:

$$V_{OUT} = V_{RFF} \times D/4096$$

Where D = decimal equivalent of the binary code that is loaded to the DAC register which can range from 0 to 4095.




Figure 44. Typical Resistor String

RESISTOR STRING

The resistor string section is shown in Figure 44. It is simply a string of resistors, each of value R. The DAC7558 uses eight separate resistor strings. Each VREFx input pin provides the external reference voltage for two resistor strings. A resistor string has 100 k Ω total resistance to ground, including a 50 k Ω divide-by-two resistor. Since each VREFx pin connects to two resistor strings, the resistance seen by each VREFx pin is approximately 50 k Ω . The divide-by-two function provided by the resistor string compensated by a gain-of-two amplifier configuration. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is specified monotonic. The DAC7558 architecture uses separate resistor strings to minimize channel-to-channel crosstalk.

OUTPUT BUFFER AMPLIFIERS

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, which gives an output range of 0 V to V_{DD} . It is capable of driving a load of 2 k Ω in parallel with up to 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is 1 V/µs with a half-scale settling time of 3 µs with the output unloaded.

DAC External Reference Input

Four separate reference pins are provided for eight DACs, providing maximum flexibility. VREF1 serves DAC A and DAC B, VREF2 serves DAC C and DAC D, VREF3 serves DAC E and DAC F, and VREF4 serves DAC G and DAC H. VREF1 through VREF4 can be externally shorted together for simplicity.

It is recommended to use a buffered reference in the external circuit (e.g., REF3140). The input impedance is typically 50 k Ω for each reference input pin.

Amplifier Sense Input

The DAC7558 contains eight amplifier feedback input pins, VFBA ... VFBH. For voltage output operation, VFBA ... VFBH must externally connect to VOUTA ... VOUTH respectively. For better DC accuracy, these connections should be made at load points. The VFBA ... VFBH pins are also useful for a variety of applications, including digitally controlled current sources. Each feedback input pin is internally connected to the DAC amplifier's negative input terminal through a 100-k Ω resistor; and, the amplifier's negative input terminal internally connects to ground through another 100-k Ω resistor (See Figure 43). This forms a gain-of-two, non-inverting amplifier configuration. Overall gain remains one because the resistor string has a divide-by-two configuration. The resistance seen at each VFBx pin is approximately 200 k Ω to ground.

Power-On Reset

On power up, all internal registers are cleared and all channels are updated with zero-scale voltages. Until valid data is written, all DAC outputs remain in this state. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering up. In order not to turn on ESD protection devices, V_{DD} should be applied before any other pin is brought high.

During power up, all digital input pins should be set at logic-low voltages. Shortly after power up, if RSTSEL pin is low, then all DAC outputs are at their zero-scale voltages. If RSTSEL pin is brought high, then all DAC outputs are at their mid-scale voltages.



Power Down

The DAC7558 has a flexible power-down capability as described in Table 2 and Table 3. Individual channels can be powered down separately, or multiple channels can be powered down simultaneously. During a power-down condition, the user has flexibility to select the output impedance of each channel. If the \overline{PD} pin is brought low, then all channels can simultaneously be powered down, with the output at high impedance state (High-Z).

The DAC7558 has DB16 as a power-down flag. If this flag is set, then DB11 and DB10 select one of the three power-down modes of the device as described in Table 2.

Table 2. DAC7558 Power-Down Modes

DB11	DB10	OPERATING MODE
0	0	PWD Hi-Z
0	1	PWD 1 kΩ
1	0	PWD 100 kΩ
1	1	PWD Hi-Z

The DAC7558 can also be powered down using the PD pin. When the PD pins is brought low, all channels simultaneously power down and all outputs become high impedance. When the PD pin is brought high, the device resumes its state before the power down condition.

The DAC7558 also has an option to power down individual channels, or multiple channels simultaneously selected by DB20. If DB20 = 0, then the user can power down the selected individual channels. If DB20 = 1, then the user can power down the multiple channels simultaneously as explained in Table 3. Power-down mode is selected by DB11 and DB10.

Table 3. DAC7558 Power-Down Modes for Multiple Channels

DB19	DB18	DB17	OPERATING MODE
0	0	0	PWD Channel A-B
0	0	1	PWD Channel A-C
0	1	0	PWD Channel A-D
0	1	1	PWD Channel A-E
1	0	0	PWD Channel A-F
1	0	1	PWD Channel A-G
1	1	0	PWD Channel A-H
1	1	1	PWD Channel A-H

Asynchronous Clear

The DAC7558 output is asynchronously set to zero-scale voltage immediately after the RST pin is

brought low. The RST signal resets all internal registers, and therefore behaves like the Power-On Reset. The DAC7558 updates at the first rising edge of the SYNC signal that occurs after the RST pin is brought back to high.

If the RSTSEL pin is high, RST signal going low resets all outputs to midscale. If the RSTSEL pin is low, RST signal going low resets all outputs to zero-scale.

Input Data Format Selection

DAC7558 can use unsigned binary (USB) or binary twos complement (BTC) input data formats. Format selection is done by the RSTSEL pin. If the RSTSEL is kept low, the 12-bit input data is assumed to have USB format, and any asynchronous clear operation generates zero-scale outputs. If the RSTSEL pin is kept high, the 12-bit input data is assumed to have BTC format and any asynchronous clear operation generates mid-scale outputs.

SERIAL INTERFACE

The DAC7558 is controlled over a versatile 3-wire serial interface, which operates at clock rates up to 50 MHz and is compatible with SPI, QSPI, Microwire, and DSP interface standards.

24-Bit Word and Input Shift Register

The input shift register is 24 bits wide. DAC data is loaded into the device as a 24-bit word under the control of a serial clock input, SCLK, as shown in the Figure 1 timing diagram. The 24-bit word, illustrated in Table 1, consists of 8 control bits, followed by 12 data bits and 4 don't care bits. Data format is straight binary (RSTSEL pin = 0) or binary twos complement (RSTSEL = 1), where the most significant DAC data bit is DB15. Data is loaded MSB first (DB23) where the first two bits (DB23 and DB22) should be set to zero for DAC7558 to work. The DAC7558 does not respond to any other combination other than 00. DB21 and DB20 (LD1 and LD0) determine if the input register, DAC register, or both are updated with shift register input data. DB19, DB18, and DB17 (SEL2, SEL1, and SEL0) bits select the desired DAC(s). DB16 is the power-down bit. If DB16 = 0, then it is a normal operation, if DB16 = 1, then DB11 and DB10 determine the power-down mode (Hi-Z, 1 k Ω , or 100 $k\Omega$). DB20 bit also gives the user the option of powering down either a single channel or multiple channels at the same time. See Power Down section for more details.

The SYNC input is a level-triggered input that acts as a frame-synchronization signal and chip enable. Data can only be transferred into the device while SYNC is low. To start the serial data transfer, SYNC should be taken low, observing the minimum SYNC-to-SCLK



falling-edge setup time, t4. After SYNC goes low, serial data is shifted into the device's input shift register on the falling edges of SCLK for 24 clock pulses. Any data and clock pulses after the twenty-fourth falling edge of SCLK are ignored. No further serial data transfer occurs until SYNC is taken high and low again.

SYNC may be taken high after the falling edge of the twenty-fourth SCLK pulse, observing the minimum SCLK Loop falling-edge to SYNC rising-edge time, t7.

After the end of serial data transfer, data is automatically transferred from the input shift register to the input register of the selected DAC. If SYNC is taken high before the twenty-fourth falling edge of SCLK, the data transfer is aborted and the DAC input registers are not updated.

When DCEN is low, the SDO pin is brought to a Hi-Z state. The first 24 data bits that follow the falling edge of SYNC are stored in the shift register. The rising edge of SYNC that follows the 24th data bit updates the DAC(s). If SYNC is brought high before the 24th data bit, no action occurs.

In daisy-chain mode (DCEN = 1) the $\overline{DAC7558}$ requires a falling SCLK edge after the rising \overline{SYNC} , in order to initialize the serial interface for the next update.

When DCEN is high, data can continuously be shifted into the shift register, enabling the daisy-chain operation. The SDO pin becomes active and outputs SDIN data with 24 clock-cycle delay. A rising edge of SYNC loads the shift register data into the DAC(s). The loaded data consists of the last 24 data bits received into the shift register before the rising edge of SYNC.

If daisy-chain operation is not needed, DCEN should permanently be tied to a logic-low voltage.

Daisy-Chain Operation

When the DCEN pin is brought high, daisy chaining is enabled. Serial data output (SDO) pin is provided to daisy-chain multiple DAC7558 devices in a system. As long as SYNC is high or DCEN is low the SDO pin is in a high-impedance state. When SYNC is brought low the output of the internal shift register is tied to the SDO pin. As long as SYNC is low and DCEN is high, SDO duplicates the SDIN signal with 24-cycle delay. To support multiple devices in a daisy-chain, SCLK and SYNC signals are shared across all devices and SDO of one DAC7558 should be tied to the SDIN of the next DAC7558. For *n* devices in such a daisy chain, 24*n* SCLK cycles are required to shift the entire input data stream. After 24*n* SCLK falling

edges are received (following a falling $\overline{\text{SYNC}}$), the data stream becomes complete, and $\overline{\text{SYNC}}$ can be brought high to update n devices simultaneously. SDO operation is specified at a maximum SCLK speed of 10 MHz.

Daisy-chain operation is also possible between octal-channel DAC7558, dual-channel DAC7552, and single-channel DAC7551 devices. Dasy chaining enables communication with any number of DAC channels using a single serial interface. As long as the correct number of bits are shifted using a daisy-chain setting, a rising edge of SYNC properly updates all chips in the system. Following a rising edge of SYNC, all devices on the daisy chain respond according to the control bits they receive.

IOVDD and Level Shifters

The DAC7558 can be used with different logic families that require a wide range of supply voltages (from 1.8 V to 5.5 V). To enable this useful feature, the IOVDD pin must be connected to the logic supply voltage of the system. All DAC7558 digital input and output pins are equipped with level-shifter circuits. Level shifters at the input pins ensure that external logic high voltages are translated to the internal logic high voltage, with no additional power dissipation. Similarly, the level shifter for the SDO pin translates the internal logic high voltage (AVDD) to the external logic high level (IOVDD). For single supply operation, the IOVDD pin can be tied to the AVDD pin.

INTEGRAL AND DIFFERENTIAL LINEARITY

The DAC7558 uses precision thin-film resistors providing exceptional linearity and monotonicity. Integral linearity error is typically within (+/-) 0.35 LSBs, and differential linearity error is typically within (+/-) 0.08 LSBs.

GLITCH ENERGY

The DAC7558 uses a proprietary architecture that minimizes glitch energy. The code-to-code glitches are so low, they are usually buried within the wide-band noise and cannot be easily detected. The DAC7558 glitch is typically well under 0.1 nV-s. Such low glitch energy provides more than 10X improvement over industry alternatives.

CHANNEL-TO-CHANNEL CROSSTALK

The DAC7558 architecture is designed to minimize channel-to-channel crosstalk. The voltage change in one channel does not affect the voltage output in another channel. The DC crosstalk is in the order of a few microvolts. AC crosstalk is also less than -100 dBs. This provides orders of magnitude improvement over certain competing architectures.

TEXAS INSTRUMENTS www.ti.com

APPLICATION INFORMATION

Waveform Generation

Due to its exceptional linearity, low glitch, and low crosstalk, the DAC7558 is well suited for waveform generation (from DC to 10 kHz). The DAC7558 large-signal settling time is 5 µs, supporting an update rate of 200 KSPS. However, the update rates can exceed 1 MSPS if the waveform to be generated consists of small voltage steps between consecutive DAC updates. To obtain a high dynamic range, REF3140 (4.096 V) or REF02 (5.0 V) are recommended for reference voltage generation.

Generating ±5-V, ±10-V, and ± 12-V Outputs For Precision Industrial Control

Industrial control applications can require multiple feedback loops consisting of sensors, ADCs, MCUs, DACs, and actuators. Loop accuracy and loop speed are the two important parameters of such control loops.

Loop Accuracy:

In a control loop, the ADC has to be accurate. Offset, gain, and the integral linearity errors of the DAC are not factors in determining the accuracy of the loop. As long as a voltage exists in the transfer curve of a monotonic DAC, the loop can find it and settle to it. On the other hand, DAC resolution and differential linearity do determine the loop accuracy, because each DAC step determines the minimum incremental change the loop can generate. A DNL error less than -1 LSB (non-monotonicity) can create loop instability. A DNL error greater than +1 LSB implies unnecessarily large voltage steps and missed voltage targets. With high DNL errors, the loop looses its stability, resolution, and accuracy. Offering 12-bit ensured monotonicity and ± 0.08 LSB typical DNL error, 755X DACs are great choices for precision control loops.

Loop Speed:

Many factors determine control loop speed. Typically, the ADC's conversion time, and the MCU's computation time are the two major factors that dominate the time constant of the loop. DAC settling time is rarely a dominant factor because ADC conversion times usually exceed DAC conversion times. DAC offset, gain, and linearity errors can slow the loop down only during the start-up. Once the loop reaches its steady-state operation, these errors do not affect loop speed any further. Depending on the

ringing characteristics of the loop's transfer function, DAC glitches can also slow the loop down. With its 1 MSPS (small-signal) maximum data update rate, DAC7558 can support high-speed control loops. Ultra-low glitch energy of the DAC7558 significantly improves loop stability and loop settling time.

Generating Industrial Voltage Ranges:

For control loop applications, DAC gain and offset errors are not important parameters. This could be exploited to lower trim and calibration costs in a high-voltage control circuit design. Using a quad operational amplifier (OPA4130), and a voltage reference (REF3140), the DAC7558 can generate the wide voltage swings required by the control loop.




Figure 45. Low-cost, Wide-swing Voltage Generator for Control Loop Applications

The output voltage of the configuration is given by:

$$V_{OUT} = V_{REF} \left(\frac{R2}{R1} + 1\right) \frac{Din}{4096} - V_{tail} \frac{R2}{R1}$$
 (1)

Fixed R1 and R2 resistors can be used to coarsely set the gain required in the first term of the equation. Once R2 and R1 set the gain to include some minimal over-range, four DAC7558 channels could be used to precisely set the required offset voltages. Residual errors are not an issue for loop accuracy because offset and gain errors could be tolerated. Four DAC7558 channels can provide the V_{tail} voltages to minimize offset error, while the other four DAC7558 channels provide Vdac voltages to generate four high-voltage outputs.

For ±5-V operation: R1=10 k Ω , R2 = 15 k Ω , V_{tail} = 3.33 V, V_{RFF} = 4.096 V

For ±10-V operation: R1=10 k Ω , R2 = 39 k Ω , V_{tail} = 2.56 V, V_{REF} = 4.096 V

For ±12-V operation: R1=10 k Ω , R2 = 49 k Ω , V_{tail} = 2.45 V, V_{REF} = 4.096 V




THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7558IRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	D758	Samples
DAC7558IRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	D758	Samples
DAC7558IRHBTG4	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	D758	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7558IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	DAC7558IRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0	

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated