Features

- Qualified for Automotive Applications
- Local Interconnect Network (LIN) Physical Layer Specification Revision 2.1 Compliant and Conforms to SAEJ2602 Recommended Practice for LIN
- Extended Operation With Supply From 5 V to 27 V DC (LIN Specification 7 V to 18 V)
- LIN Transmit Speed up to 20-kbps LIN Specified Maximum, High Speed Receive Capable
- Sleep Mode: Ultra-low Current Consumption Allows Wake-Up Events From: LIN Bus, Wake-Up Input (External Switch) or Host MCU
- Wake-Up Request on RXD Pin
- Wake-Up Source Recognition on TXD Pin
- Interfaces to MCU With 5-V or 3.3-V I/O Pins
- High Electromagnetic Compatibility (EMC)

- Control of External Voltage Regulator (INH Pin)
- Supports ISO9141 (K-Line) Like Functions
- Protection
- ESD Protection to ±12 kV (Human-Body Model) on LIN Pin
- LIN Pin Handles Voltage From –27 V to 45 V (Short to Battery or Ground)
- Survives Transient Damage in Automotive Environment (ISO 7637)
- Undervoltage protection on V\text{SUP}
- TXD Dominant State Timeout Protection
- Prevention of False Wake Ups with Bus Stuck Dominant Fault
- Thermal Shut Down
- Unpowered Node or Ground Disconnection Failsafe at System Level, Node Does Not Disturb Bus (No load on bus)

Functional Block Diagram
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION
The SN65HVDA100 is the Local Interconnect Network (LIN) physical interface, which integrates the serial transceiver with wake-up and protection features. The LIN bus is a single-wire bidirectional bus typically used for low-speed in-vehicle networks using data rates between 2.4 kbps and 20 kbps. The LIN protocol output data stream on TXD is converted by the SN65HVDA100 into the LIN bus signal through a current-limited wave-shaping driver as outlined by the LIN Physical Layer Specification. The receiver converts the data stream from the LIN bus and outputs the data stream via RXD. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pullup resistor (30 kΩ) and series diode, so no external pullup components are required for slave applications. Master applications require an external pullup resistor (1 kΩ) plus a series diode per the LIN specification.

In sleep mode, low quiescent current is needed even though the wake-up circuits remain active and allow for remote wake up via the LIN bus or local wake up via the NWake or EN pins.

The SN65HVDA100 has been designed for operation in the harsh automotive environment. The device also prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection. It also features undervoltage, overtemperature, and loss-of-ground protection. In the event of a fault condition, the transmitter is immediately switched off and remains off until the fault condition is removed.

PIN FUNCTIONS

```
D PACKAGE
(TOP VIEW)
```

<table>
<thead>
<tr>
<th>PIN</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXD</td>
<td>O</td>
<td>RXD output (open drain) interface reporting state of LIN bus voltage</td>
</tr>
<tr>
<td>EN</td>
<td>I</td>
<td>Enable input</td>
</tr>
<tr>
<td>NWake</td>
<td>I</td>
<td>High voltage input for device wake up</td>
</tr>
<tr>
<td>TXD</td>
<td>I</td>
<td>TXD input interface to control state of LIN output</td>
</tr>
<tr>
<td>GND</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>LIN</td>
<td>I/O</td>
<td>LIN bus single-wire transmitter and receiver</td>
</tr>
<tr>
<td>SUP</td>
<td>Supply</td>
<td>Device supply voltage (connected to battery in series with external reverse blocking diode)</td>
</tr>
<tr>
<td>INH</td>
<td>O</td>
<td>Inhibit controls external voltage regulator with inhibit input</td>
</tr>
</tbody>
</table>

PIN ASSIGNMENTS

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>T_A</th>
<th>PACKAGE</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>−40°C to 125°C</td>
<td>SOIC – D</td>
<td>Reel of 2500</td>
<td>SN65HVDA100QDRQ1 A100Q</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
LIN (Local Interconnect Network) Bus

This I/O pin is the single-wire LIN bus transmitter and receiver. The LIN pin can survive excessive dc and transient voltages. There are no reverse currents from the LIN to supply (VSUP), even in the event of a ground shift or loss of supply (VSUP).

LIN Transmitter Characteristics

The transmitter has thresholds and ac parameters according to the LIN specification. It is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pullup resistor with a serial diode structure to VSUP, so no external pullup components are required for LIN slave mode applications. An external pullup resistor and a series diode to VSUP must be added when the device is used for master node applications.

LIN Receiver Characteristics

The receiver’s characteristic thresholds are ratio-metric with the device supply pin according to the LIN specification.

The receiver is capable of receiving higher data rates (>100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the SN65HVDA100 to be used for high-speed downloads at end-of-line production or other applications. The actual data rates achievable depend on system time constants (bus capacitance and pullup resistance) and driver characteristics used in the system.

Termination

There is an internal pullup resistor with a serial diode structure from LIN to VSUP, so no external pullup components are required for LIN slave mode applications. An external pullup resistor (1kΩ) and a series diode to VSUP must be added when the device is used for master node applications per the LIN specification.

Figure 1. Definition of Voltage Levels
TXD (Transmit Input / Output)
TXD is the interface to the MCU’s LIN protocol controller or SCI/UART that is used to control the state of the LIN output. When TXD is low, the LIN output is dominant (near ground). When TXD is high, the LIN output is recessive (near battery). The TXD input structure is compatible with microcontrollers with 3.3-V and 5-V I/O. TXD has an internal pulldown resistor. The LIN bus is protected from being stuck dominant via a system failure driving TXD low via the dominant state timeout timer. The TXD pin is pulled down strongly in standby mode after a wake-up event on the NWake pin.

RXD (Receive Output)
RXD is the interface to the MCU’s LIN protocol controller or SCI/UART, which reports the state of the LIN bus voltage. LIN recessive (near battery) is represented by a high level on RXD and LIN dominant (near ground) is represented by a low level on RXD. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3-V and 5-V I/O microcontrollers. If the microcontroller’s RXD pin does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake up request from LIN or NWake.

$V_{SUP}$ (Supply Voltage)
$V_{SUP}$ is the power supply pin. $V_{SUP}$ is connected to the battery through an external reverse battery blocking diode. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

GND (Ground)
GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce $V_{SUP}$ below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

EN (Enable Input)
EN controls the operational modes of the device. When EN is high, the device is in normal mode, allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pulldown resistor to ensure the device remains in low-power mode even if EN floats.

NWake (High Voltage Wake Up Input)
NWake is a high-voltage input used to wake up from sleep mode. NWake is usually connected to an external switch in the application. A low on NWake that is asserted longer than the filter time ($t_{NWAKE}$) results in a local wake-up. NWake provides an internal pullup source to $V_{SUP}$.

INH (Inhibit Output)
INH is used to control an external voltage regulator that has an inhibit or enable input. When the device is in normal operating mode, the inhibit switch is enabled and the external voltage regulator is activated. When device is in sleep mode, the inhibit switch is disabled, which turns off the system voltage regulator. A wake-up event transitions the device to standby mode and re-enables INH which, in turn, restarts the system by turning on the voltage regulators. INH can also drive an external transistor connected to an MCU interrupt input.
**Normal Mode**

This is the normal operational mode, in which the receiver and driver are active, and LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller, where recessive on the LIN bus is a digital high, and dominate on the LIN bus is digital low. The driver transmits input data on TXD to the LIN bus. Normal mode is entered as EN transitions high while the SN65HVDA100 is in sleep or standby mode.
Sleep Mode

Sleep mode is the power saving mode for the SN65HVDA100. Even with the extremely low current consumption in this mode, the SN65HVDA100 can still wake up from LIN bus via a wake-up signal, a low on NWake, or if EN is set high. The LIN bus and NWake are filtered to prevent false wake-up events. The wake-up events must be active for their respective time periods ($t_{\text{LINBUS}}$, $t_{\text{NWake}}$).

The sleep mode is entered by setting EN low.

While the device is in sleep mode, the following conditions exist:
- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pullup is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- INH is high impedance.
- EN input, NWake input, and the LIN wake-up receiver are active.

Wake-Up Events

There are three ways to wake up from sleep mode:
- Remote wake-up via recessive (high) to dominant (low) state transition on LIN bus. The dominant state must be held for $t_{\text{LINBUS}}$ filter time and then the bus must return to the recessive state (to eliminate false wake-ups from disturbances on the LIN bus or if the bus is shorted to ground).
- Local wake-up via a low on NWake, which is asserted low longer than the filter time $t_{\text{NWake}}$ (to eliminate false wake-ups from disturbances on NWake)
- Local wake-up via EN being set high

Wake-Up Request (RXD)

When the device encounters a wake-up event from the LIN bus or NWake pin, RXD goes low, and the device transitions to standby mode (until EN is reasserted high and the device enters normal mode). Once the device enters normal mode, the RXD pin is releasing the wake-up request signal, and the RXD pin then reflects the receiver output from the bus.

Wake-Up Source Recognition (TXD)

When the device encounters a wake-up event from the LIN bus or NWake pin, TXD indicates the source while the device enters and remains in standby mode (until EN is reasserted high and the device enters normal mode). In addition to the internal pullup resistor on TXD, typically an external pullup resistor (~5 kΩ) is used in the system's I/O supply voltage. A high on TXD in standby mode indicates a remote wake-up via the LIN bus, and a low (strong pulldown) on the TXD pin indicates a local wake-up via the NWAKE pin.

Standby Mode

This mode is entered whenever a wake-up event occurs via LIN bus or NWake while the device is in sleep mode. The LIN bus slave termination circuit and INH are turned on when standby mode is entered. The application system powers up once INH is turned on, assuming the system is using a voltage regulator connected via INH. Standby mode is signaled via a low level on RXD.

When EN is set high while the device is in standby mode the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

During power up if EN is low the device goes into Standby mode and if EN is high the device goes into Normal mode. EN has an internal pull down resistor, so if the pin is floating in the system, the internal pull down will ensure it is pulled low.

**Application Hint**: if the INH output of the HVDA100 is not used to control the system power management (voltage regulators) and monitor wake up sources, but sleep mode is used to reduce system current the RXD pin can be monitored to ensure HVDA100 remains in sleep mode. If the HVDA100 detects an undervoltage on $V_{\text{SUP}}$ the RXD pin transitions low and would signal to the software that the HVDA100 is in standby mode and should be returned to sleep mode to return to the lowest power state.
**Figure 3. Wake-Up Via EN**

**Figure 4. Wake-Up Via LIN**
TXD Dominant State Timeout

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on TXD. If the low signal remains on TXD for longer than $t_{DST}$, the transmitter is disabled, thus allowing the LIN bus to return to the recessive state and communication to resume on the bus. The protection is cleared and the $t_{DST}$ timer is reset by a rising edge on TXD. The TXD pin has an internal pulldown to ensure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on.

APPLICATION NOTE: The maximum dominant TXD time allowed by the TXD Dominant state timeout limits the minimum possible data rate of the device. The LIN protocol has different constraints for master and slave applications thus there are different the maximum consecutive dominant bits for each application case and thus different minimum data rates.

Master node: The maximum continuous dominant is the maximum dominant of the SYNC BREAK FIELD, $t_{SYNC\_DOM\_max}$. The SYN BREAK FIELD notifies the 'start of frame' to all LIN slaves. It consists of 13 to 26 dominant bits (low phase) followed by a delimiter. Thus the minimum TXD dominant time out, $t_{DST\_min}$ and the maximum SYNC BREAK FIELD for the master determine the minimum data rate for a master node, which may be calculated by the following equation:

$$ \text{DataRate}_{\text{Master(min)}} = \frac{t_{SYNC\_DOM\_max}}{t_{DST\_min}} $$

Slave node: sends the response part of the LIN message frame which has a maximum consecutive dominant length of 9 bits (start bit + 8 data bits). As a result the minimum baud rate of a slave can be calculated by the following equation:

$$ \text{DataRate}_{\text{Slave(min)}} = \frac{9 + n_{\text{margin}}}{t_{DST\_min}} \text{ where } n_{\text{margin}} \text{ is a safety margin.} $$
Thermal Shutdown

The LIN transmitter is protected via a current limit, however, if the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the LIN transmitter circuit. Once the overtemperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on.
Bus Stuck Dominant System Fault: False Wake Up Lock Out

The device contains logic to detect bus stuck dominant system faults and prevent the device from waking up falsely during this system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant condition. This logic prevents the potential for a cyclical false wake up of the system if the bus is stuck dominant, preventing excessive current use. Figure 6 and Figure 7 show the behavior of this protection feature.

**Figure 6. No Bus Fault: Entering Sleep Mode With Bus Recessive Condition and Wake Up**

**Figure 7. Bus Fault: Entering Sleep Mode With Bus Stuck Dominant Fault, Clearing, and Wake Up**

Undervoltage on \( V_{SUP} \)

The device contains a power-on reset circuit to avoid false bus messages during undervoltage conditions when \( V_{SUP} \) is less than \( UV_{SUP} \).

Unpowered Device Does Not Affect the LIN Bus

The device has extremely low unpowered leakage current from the bus, so an unpowered node does not affect the network or load it down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).
ABSOLUTE MAXIMUM RATINGS

1.1 $V_{SUP}$ Supply line supply voltage (LIN 2.1 Param 11) $-0.3 \text{ V to } 45 \text{ V}$
1.2 $V_{LIN}$ LIN input voltage $-27 \text{ V to } 45 \text{ V}$
1.3 $V_{NWAKE}$ NWake input voltage (via serial resistor $\geq 2k\Omega$) $-0.3 \text{ V to } 45 \text{ V}$
1.4 $V_{INH}$ INH voltage $-0.3 \text{ V to } V_{sup} + 0.3 \text{ V and } -0.3 \text{ V to } 45 \text{ V}$
1.5 $V_{Logic}$ Logic pin voltage RXD, TXD, EN $-0.3 \text{ V to } 5.5 \text{ V}$
1.6 $T_A$ Operational free-air (ambient) temperature range $-40^\circ\text{C to } 125^\circ\text{C}$
1.7 $T_J$ Junction temperature range $-40^\circ\text{C to } 150^\circ\text{C}$
1.8 $T_{LEAD}$ Lead temperature (soldering, 10 seconds) $260^\circ\text{C}$

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to GND.

TRANSIENT AND ELECTROSTATIC DISCHARGE PROTECTION

2.1 Electrostatic discharge $-4 \text{ kV to } 4 \text{ kV}$
2.2 Human-Body Model $-12 \text{ kV to } 12 \text{ kV}$
2.3 Charged-Device Model $-11 \text{ kV to } 11 \text{ kV}$
2.4 All pins $-1.5 \text{ kV to } 1.5 \text{ kV}$

(1) Tested in accordance to AEC-Q100-002.
(2) Test method based upon AEC-Q100-002, LIN bus pin stressed with respect to GND.
(3) Test method based upon AEC-Q100-002, NWake pin stressed with respect to GND.
(4) Tested in accordance to AEC-Q100-011.

RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>3.1 $V_{SUP}$ Supply line supply voltage (LIN 2.1 Param 10)</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.2 $V_{LIN}$ LIN input voltage</td>
<td>0</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>3.3 $V_{NWAKE}$ NWake input voltage</td>
<td>0</td>
<td>27</td>
<td>V</td>
</tr>
<tr>
<td>3.4 $V_{INH}$ INH voltage</td>
<td>0</td>
<td>27</td>
<td>V</td>
</tr>
<tr>
<td>3.5 $V_{Logic}$ Logic voltage</td>
<td>0</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>3.6 $T_A$ Operational free-air temperature (see Thermal Characteristics table)</td>
<td>$-40$</td>
<td>$125$</td>
<td>°C</td>
</tr>
</tbody>
</table>
### ELECTRICAL CHARACTERISTICS

\( V_{\text{SUP}} = 5 \text{V to 27 V}, T_J = -40^\circ \text{C to 150}^\circ \text{C} \) (unless otherwise noted)

#### PARAMETER | TEST CONDITIONS / COMMENT | MIN | TYP (1) | MAX | UNIT
--- | --- | --- | --- | --- | ---
\( V_{\text{SUP}} \) supply voltage (LIN 2.1 Param 10)\(^{(2)}\) | Device is operational beyond the LIN defined nominal supply line voltage range of 5 V < \( V_{\text{SUP}} < 27 \text{ V} \) | 5 | 14 | 27 | V
\( V_{\text{SUP}} \) supply voltage (LIN 2.1 Param 10) | Normal and standby modes | 7 | 14 | 18 | V
\( V_{\text{SUP}} \) Undervoltage \( V_{\text{SUP}} \) threshold | Normal mode, \( EN = \text{high} \), Bus dominant \( (\text{total bus load where } R_{\text{LIN}} \geq 500 \Omega \text{ and } C_{\text{LIN}} \leq 10 \text{ nF} \text{ (see Figure 10)}^{(3)}, INH = V_{\text{SUP}}, \text{NWake} = V_{\text{SUP}} \) | 4.35 | 4.65 | | V
\( V_{\text{SUP}} \) Hysteresis voltage for \( V_{\text{SUP}} \) undervoltage threshold | | 4.5 | | | V
\( I_{\text{SUP}} \) supply current | Normal mode, \( EN = \text{high} \), Bus recessive, \( LIN = V_{\text{SUP}}, \text{INH} = V_{\text{SUP}}, \text{NWake} = V_{\text{SUP}} \) | 450 | 775 | | \( \mu \text{A} \)
\( I_{\text{SUP}} \) supply current | Standby mode, \( EN = \text{low} \), Bus recessive \( (\text{total bus load where } R_{\text{LIN}} \geq 500 \Omega \text{ and } C_{\text{LIN}} \leq 10 \text{ nF} \text{ (see Figure 10)}^{(3)}, INH = V_{\text{SUP}}, \text{NWake} = V_{\text{SUP}} \) | 450 | 775 | | \( \mu \text{A} \)
\( I_{\text{SUP}} \) supply current | Sleep mode, 7 V < \( V_{\text{SUP}} \leq 14 \text{ V} \), \( LIN = V_{\text{SUP}}, \text{NWake} = V_{\text{SUP}}, \text{EN} = 0 \text{ V} \), TXD and RXD floating | 10 | 20 | | \( \mu \text{A} \)
\( I_{\text{SUP}} \) supply current | Sleep mode, 14 V < \( V_{\text{SUP}} < 27 \text{ V} \), \( LIN = V_{\text{SUP}}, \text{NWake} = V_{\text{SUP}}, \text{EN} = 0 \text{ V} \), TXD and RXD floating | 30 | | | \( \mu \text{A} \)

**RXD Output Pin (open drain)**

| \( V_O \) Output voltage\(^{(4)}\) | | \(-0.3\) | 5.5 | V
| \( I_{OL} \) Low-level output current, open drain | LIN = 0 V, RXD = 0.4 V | 3.5 | mA
| \( I_{IKG} \) Leakage current, high-level | LIN = \( V_{\text{SUP}} \), RXD = 5 V | -5 | 0 | 5 | \( \mu \text{A} \)

**TXD Input / Output Pin**

| \( V_{IL} \) Low-level input voltage | | \(-0.3\) | 0.8 | V
| \( V_{IH} \) High-level input voltage | | 2 | 5.5 | V
| \( V_{IT} \) Input threshold hysteresis voltage | | 30 | 500 | \( \text{mV} \)
| \( I_{IL} \) Low-level input leakage current | TXD = Low | -5 | 0 | 5 | \( \mu \text{A} \)
| \( I_{TXD[Wake]} \) Local wake up source re recognition TXD open drain drive | Standby mode after a local wake up event, \( V_{\text{LIN}} = V_{\text{SUP}}, \text{NWake} = 0 \text{ V} \), TXD = 1 V | 1.3 | 4.6 | 8 | \( mA \)

---

(1) Typical values are given for \( V_{\text{SUP}} = 14 \text{ V} \) at 25°C, except for low power mode where typical values are given for \( V_{\text{SUP}} = 12 \text{ V} \) at 25°C.

(2) All voltages are defined with respect to ground; positive currents flow into the SN65HVDA100 device.

(3) In the dominant state, the supply current increases as the supply voltage increases due to the integrated LIN slave termination resistance. At higher voltages the majority of supply current is through the termination resistance. The minimum resistance of the LIN slave termination is 20 kΩ, so the maximum supply current attributed to the termination is: \( I_{\text{SUP}(\text{dom})} \text{ max termination} = (V_{\text{SUP}} - (V_{\text{LIN Dominant}} + 0.7 \text{ V})) / 20 \text{ kΩ} \)

(4) RXD pin output is open drain. Output voltage is via external pull up resistance to logic supply of the system and impedance of the RXD pin.
ELECTRICAL CHARACTERISTICS (continued)

\( V_{\text{SUP}} = 5 \text{V to 27 V}, \ T_J = -40^\circ \text{C to 150}^\circ \text{C} \) (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS / COMMENT</th>
<th>MIN</th>
<th>TYP(1)</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIN Pin (Referenced to ( V_{\text{SUP}} ))</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.1</td>
<td>( V_{\text{OH}} )</td>
<td>High-level output voltage</td>
<td>LIN recessive, TXD = high, ( I_O = 0 \text{ mA,} \ V_{\text{SUP}} = 14 \text{ V} )</td>
<td>( V_{\text{SUP}} - 1 )</td>
<td>V</td>
</tr>
<tr>
<td>7.2</td>
<td>( V_{\text{OL}} )</td>
<td>Low-level output voltage</td>
<td>LIN dominant, TXD = low, ( I_O = 40 \text{ mA,} \ V_{\text{SUP}} = 14 \text{ V} )</td>
<td>( 0.2 \times V_{\text{SUP}} )</td>
<td>V</td>
</tr>
<tr>
<td>7.3</td>
<td>( I_L )</td>
<td>Limiting current (LIN 2.1 Param 12)</td>
<td>TXD = 0 V, ( V_{\text{LIN}} = 7 \text{ V to 27 V} )</td>
<td>40</td>
<td>160</td>
</tr>
<tr>
<td>7.4</td>
<td>( I_{\text{LKG}} )</td>
<td>Receiver leakage current, dominant (LIN 2.1 Param 13)</td>
<td>LIN = 0 V, 7V ( sV_{\text{SUP}} \leq 18 \text{ V, Driver off} )</td>
<td>–1</td>
<td>mA</td>
</tr>
<tr>
<td>7.5</td>
<td>( I_{\text{LKG}} )</td>
<td>Receiver leakage current, recessive (LIN 2.1 Param 14)</td>
<td>LIN ( \geq V_{\text{SUP}}, 7 \leq V_{\text{SUP}} \leq 18 \text{ V, Driver off} )</td>
<td>20</td>
<td>μA</td>
</tr>
<tr>
<td>7.6</td>
<td>( I_{\text{LKG}} )</td>
<td>Leakage current, loss of ground (LIN 2.1 Param 15)</td>
<td>GND = ( V_{\text{SUP}}, V_{\text{SUP}} = 12 \text{ V,} 0 \text{ V &lt; } V_{\text{LIN}} &lt; 18 \text{ V} )</td>
<td>–1</td>
<td>1</td>
</tr>
<tr>
<td>7.7</td>
<td>( I_{\text{LKG}} )</td>
<td>Leakage current, loss of supply (LIN 2.1 Param 16)</td>
<td>7 V ( \leq LIN \leq 12 \text{ V,} V_{\text{SUP}} = GND )</td>
<td>5</td>
<td>μA</td>
</tr>
<tr>
<td>7.8</td>
<td>( I_{\text{LKG}} )</td>
<td>Low-level input voltage (LIN 2.1 Param 18)</td>
<td>LIN dominant (including LIN dominant for wake up)</td>
<td>0.4 ( \times V_{\text{SUP}} )</td>
<td>V</td>
</tr>
<tr>
<td>7.10</td>
<td>( V_{\text{IL}} )</td>
<td>High-level input voltage (LIN 2.1 Param 17)</td>
<td>LIN recessive</td>
<td>0.6 ( \times V_{\text{SUP}} )</td>
<td>V</td>
</tr>
<tr>
<td>7.11</td>
<td>( V_{\text{IH}} )</td>
<td>Receiver center threshold (LIN 2.1 Param 19)</td>
<td>( V_{\text{BUS_CNT}} = (V_{\text{IL}} + V_{\text{IH}}) / 2 )</td>
<td>0.475 ( \times V_{\text{SUP}} )</td>
<td>0.05 ( \times V_{\text{SUP}} )</td>
</tr>
<tr>
<td>7.12</td>
<td>( V_{\text{HYST}} )</td>
<td>Hysteresis voltage (LIN 2.1 Param 20)</td>
<td>( V_{\text{HYST}} = (V_{\text{IL}} - V_{\text{IH}}) )</td>
<td>0.05 ( \times V_{\text{SUP}} )</td>
<td>0.175 ( \times V_{\text{SUP}} )</td>
</tr>
<tr>
<td>7.14</td>
<td>( V_{\text{SERIAL-DIODE}} )</td>
<td>Serial diode in LIN termination pull up path (LIN 2.1 Param 21)</td>
<td>By design and characterization</td>
<td>0.4</td>
<td>0.7</td>
</tr>
<tr>
<td>7.15</td>
<td>( R_{\text{SLAVE}} )</td>
<td>Pullup resistor to ( V_{\text{SUP}} ) (LIN 2.1 Param 26)</td>
<td>Normal and standby modes</td>
<td>20</td>
<td>30</td>
</tr>
<tr>
<td>7.16</td>
<td>( R_{\text{SLEEP}} )</td>
<td>Pullup current source to ( V_{\text{SUP}} )</td>
<td>Sleep mode, ( V_{\text{SUP}} = 14 \text{ V,} LIN = GND )</td>
<td>–2</td>
<td>–20</td>
</tr>
</tbody>
</table>

EN Input Pin

| 8.1 | \( V_{\text{IL}} \) | Low-level input voltage | –0.3 | 0.8 | V |
| 8.2 | \( V_{\text{IH}} \) | High-level input voltage | 2 | 5.5 | V |
| 8.3 | \( V_{\text{HYST}} \) | Hysteresis voltage | By design and characterization | 30 | 500 | mV |
| 8.4 | Pullup resistor | | | 125 | 350 | 800 | kΩ |
| 8.5 | \( I_{\text{IL}} \) | Low-level input current | EN = Low | –5 | 0 | 5 | μA |

INH Output Pin

| 9.1 | \( V_{O} \) | DC output voltage | –0.3 | \( V_{\text{SUP}} + 0.3 \text{ V} \) | V |
| 9.2 | \( I_{O} \) | Output current | –50 | 2 | mA |
| 9.3 | \( R_{\text{DS(on)}} \) | On-state resistance | Between \( V_{\text{SUP}} \) and INH, INH = 2-mA drive, Normal or standby mode | 25 | 50 | Ω |
| 9.4 | \( I_{\text{LKG}} \) | Leakage current | Low-power mode, 0 < INH < \( V_{\text{SUP}} \) | –5 | 0 | 5 | μA |
ELECTRICAL CHARACTERISTICS (continued)

$V_{SUP} = 5\text{V to } 27\text{ V}, T_J = -40^\circ\text{C to } 150^\circ\text{C}$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS / COMMENT</th>
<th>MIN</th>
<th>TYP(1)</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.1 $V_{IL}$</td>
<td>Low-level input voltage</td>
<td>–0.3</td>
<td>$V_{SUP} – 3.3$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>10.2 $V_{IH}$</td>
<td>High-level input voltage</td>
<td>$V_{SUP} – 1$</td>
<td>$V_{SUP} + 0.3$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>10.3</td>
<td>Pullup current</td>
<td>$NWake = 0\text{ V}$</td>
<td>–45</td>
<td>–10</td>
<td>–2</td>
</tr>
<tr>
<td>10.4 $I_{IKG}$</td>
<td>Leakage current</td>
<td>$V_{SUP} = NWake$</td>
<td>–5</td>
<td>0</td>
<td>5</td>
</tr>
</tbody>
</table>

AC Characteristics

11.1 D1 | Duty cycle 1$^{5}$ (LIN 2.1 Param 27) | $TH_{REC(max)} = 0.744 \times V_{SUP}$, $TH_{DOM(max)} = 0.581 \times V_{SUP}$, $V_{SUP} = 7\text{ V to } 18\text{ V}$, $t_{BIT} = 50\mu$s (20 kbps), $D_1 = t_{Bus_{rec(min)}}/(2 \times t_{BIT})$ (see Figure 8) | 0.396 |

11.2 D2 | Duty cycle 2$^{5}$ (LIN 2.1 Param 28) | $TH_{REC(min)} = 0.422 \times V_{SUP}$, $TH_{DOM(min)} = 0.284 \times V_{SUP}$, $V_{SUP} = 7.6\text{ V to } 18\text{ V}$, $t_{BIT} = 96\mu$s (10.4 kbps), $D_2 = t_{Bus_{rec(max)}}/(2 \times t_{BIT})$ (see Figure 8) | 0.581 |

11.3 D3 | Duty cycle 3$^{5}$ (LIN 2.1 Param 29) | $TH_{REC(max)} = 0.778 \times V_{SUP}$, $TH_{DOM(max)} = 0.616 \times V_{SUP}$, $V_{SUP} = 7\text{ V to } 18\text{ V}$, $t_{BIT} = 96\mu$s (10.4 kbps), $D_3 = t_{Bus_{rec(min)}}/(2 \times t_{BIT})$ (see Figure 8) | 0.417 |

11.4 D4 | Duty cycle 4$^{5}$ (LIN 2.1 Param 30) | $TH_{REC(min)} = 0.389 \times V_{SUP}$, $TH_{DOM(min)} = 0.251 \times V_{SUP}$, $V_{SUP} = 7.6\text{ V to } 18\text{ V}$, $t_{BIT} = 96\mu$s (10.4 kbps), $D_4 = t_{Bus_{rec(max)}}/(2 \times t_{BIT})$ (see Figure 8) | 0.59 |

11.5 $t_{rx_{pdr}}$ | Receiver rising propagation delay time (LIN 2.1 Param 31) | $R_{RXD} = 2.4\text{ kΩ}, C_{RXD} = 20\text{ pF}$ (see Figure 9 and Figure 10) | 6 | μs |

11.6 $t_{rx_{pdf}}$ | Receiver falling propagation delay time (LIN 2.1 Param 31) | $R_{RXD} = 2.4\text{ kΩ}, C_{RXD} = 20\text{ pF}$ (see Figure 9 and Figure 10) | 6 | μs |

11.7 $t_{rx_{sym}}$ | Symmetry of receiver propagation delay time (LIN 2.1 Param 32) | Rising edge with respect to falling edge ($t_{rx_{sym}} = t_{rx_{pdf}} - t_{rx_{pdr}}$) $R_{RXD} = 2.4\text{ kΩ}, C_{RXD} = 20\text{ pF}$ (see Figure 9 and Figure 10) | –2 | 2 | μs |

11.8 $NWake$ | NWake filter time for local wake-up | See Figure 5 | 25 | 50 | 150 | μs |

11.9 $t_{LINBUS}$ | LIN wake-up time (dominant time on LIN bus for wake-up) | See Figure 6, Figure 7, and Figure 4 | 25 | 50 | 150 | μs |

(5) Duty cycles: LIN driver bus load conditions ($C_{LINBUS}, R_{LINBUS}$): Load1 = 1 nF, 1 kΩ; Load2 = 10 nF, 500 Ω. Duty cycles 3 and 4 are defined for 10.4-kbps operation. The SN65HVDA100 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification.
**ELECTRICAL CHARACTERISTICS (continued)**

\(V_{SUP} = 5\) V to 27 V, \(T_J = -40^\circ\) C to 150\(^\circ\) C (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS / COMMENT</th>
<th>MIN</th>
<th>TYP(^{(1)})</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>11.10 (\text{ICLEAR})</td>
<td>Time to clear false wake-up prevention logic if LIN Bus had bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault) See Figure 7</td>
<td>8</td>
<td>17</td>
<td>50</td>
<td>(\mu)s</td>
</tr>
<tr>
<td>11.11 (\text{IDST})</td>
<td>Dominant state timeout(^{(6)})</td>
<td>20</td>
<td>34</td>
<td>80</td>
<td>ms</td>
</tr>
<tr>
<td>11.12 (\text{IMODE}_\text{CHANGE})</td>
<td>Mode change delay time</td>
<td>Time to change from standby mode to normal mode or normal mode to sleep mode via EN pin</td>
<td>5</td>
<td>(\mu)s</td>
<td></td>
</tr>
</tbody>
</table>

(6) TXD Dominant state timeout limits the minimum data rate to 650bps. The minimum datarates may be calculated by the following formulas. DataRate\(_\text{Master}(\text{min}) = \text{SYNC\ DOM(max)} / \text{IDST(min)}\) and DataRate\(_\text{Slave}(\text{min}) = 9 + n_{\text{margin}} / \text{IDST(min)}\) where \(n_{\text{margin}}\) is a safety margin.

For slave node cases where \(n_{\text{margin}} \leq 4\), the master node case will be the limiting calculation.

**THERMAL INFORMATION**

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>SN65HVDA100-Q1</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\theta_{JA})</td>
<td>Junction-to-ambient thermal resistance</td>
<td>112.5</td>
</tr>
<tr>
<td>(\theta_{JCtop})</td>
<td>Junction-to-case (top) thermal resistance</td>
<td>66.3</td>
</tr>
<tr>
<td>(\theta_{JB})</td>
<td>Junction-to-board thermal resistance</td>
<td>52.9</td>
</tr>
<tr>
<td>(\psi_{JT})</td>
<td>Junction-to-top characterization parameter</td>
<td>19.3</td>
</tr>
<tr>
<td>(\psi_{JB})</td>
<td>Junction-to-board characterization parameter</td>
<td>52.4</td>
</tr>
<tr>
<td>(\theta_{JCbot})</td>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>N/A</td>
</tr>
<tr>
<td>Thermal shutdown temperature</td>
<td>180</td>
<td>(^\circ)C</td>
</tr>
<tr>
<td>Thermal shutdown hysteresis</td>
<td>15</td>
<td>(^\circ)C</td>
</tr>
<tr>
<td>(P_D)</td>
<td>Power Dissipation in normal mode (dominant)</td>
<td>Typ 17</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
TIMING DIAGRAMS

Figure 8. Definition of Bus Timing Parameters
Figure 9. Propagation Delay
Figure 10. Test Circuit for AC Characteristics
(1) RXD on MCU or LIN slave has internal pullup, no external pullup resistor is needed.
(2) RXD on MCU or LIN slave without internal pullup, requires external pullup resistor.
(3) Master node applications require an external 1-kΩ pullup resistor and serial diode.

Figure 11.
Device Comparison: TPIC1021 vs SN65HVDA100

The SN65HVDA100 is pin-to-pin compatible to the TPIC1021 device. The SN65HVDA100 is an enhanced LIN transceiver, including enhanced immunity to RF disturbances. Table 2 is a summary of the differences between the two devices.

<table>
<thead>
<tr>
<th>SPECIFICATION</th>
<th>SN65HVDA100</th>
<th>TPIC1021</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIN termination</td>
<td>Weak current pullup in sleep mode</td>
<td>High Ω in low-power mode</td>
</tr>
<tr>
<td>LIN receiver</td>
<td>Enhanced high-speed receive capable</td>
<td>High-speed receive capable</td>
</tr>
<tr>
<td>LIN leakage current (unpowered device): 7 V &lt; LIN &lt; 12 V, VSUP = GND</td>
<td>&lt;5 μA at 12 V (max)</td>
<td>&lt;10 μA at 12 V (typ)</td>
</tr>
<tr>
<td>LIN bus wake-up</td>
<td>Remote wake-up via recessive-to-dominant transition on LIN bus where dominant bus state is held for at least tLINBUS time followed by a transition back to the recessive state</td>
<td>Remote wake-up via recessive-to-dominant transition on LIN bus where dominant bus state is held for at least tLINBUS time</td>
</tr>
<tr>
<td>Low-power current</td>
<td>&lt;20 μA at 14 V (max)</td>
<td>&lt;50 μA at 14 V (max)</td>
</tr>
<tr>
<td>INH pin</td>
<td>Enhanced driving of bus master termination via lower RON</td>
<td>Driving of bus master termination</td>
</tr>
<tr>
<td>Source wake up recognition (TXD pin)</td>
<td>TXD pin reflects the source of the wake-up event (LIN or NWake)</td>
<td>Not applicable</td>
</tr>
<tr>
<td>Default power up state</td>
<td>Standby mode</td>
<td>Sleep mode</td>
</tr>
</tbody>
</table>
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pns</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN65HVDA100QDRQ1</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>A100Q</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
## TAPE AND REEL INFORMATION

### REEL DIMENSIONS

![Reel Diagram](image)

### TAPE DIMENSIONS

<table>
<thead>
<tr>
<th>A0</th>
<th>Dimension designed to accommodate the component width</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

### TAPE AND REEL INFORMATION

*All dimensions are nominal.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN65HVDA100QDRQ1</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN65HVDA100QDRQ1</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.

9. Board assembly site may have different recommendations for stencil design.