

## ONET4201PA

## 155 Mbps to 4.25 Gbps Limiting Amplifier With LOS and RSSI

#### FEATURES

- Multi-Rate Operation from 155 Mbps up to 4.25 Gbps
- 89 mW Power Consumption
- Input Offset Cancellation
- High Input Dynamic Range
- Output Disable
- CML Data Outputs
- Receive Signal Strength Indicator (RSSI)
- Loss of Signal Detection
- Polarity Select
- Single 3.3-V Supply
- Surface Mount Small Footprint 3-mm × 3-mm 16-Pin QFN Package
- Pin-Compatible with the ONET2501PA and ONET3301PA

## **APPLICATIONS**

- Multi-Rate OC3 to OC-48 FEC SONET/SDH Transmission Systems
- 1.0625 Gbps, 2.125 Gbps, and 4.25 Gbps Fibre Channel Receivers
- Gigabit Ethernet Receivers

## DESCRIPTION

The ONET4201PA is a versatile high-speed, 3.3-V limiting amplifier for multiple fiber optic applications with data rates up to 4.25 Gbps.

This device provides a gain of about 50 dB, which ensures a fully differential output swing for input signals as low as  $3 \text{ mV}_{p-p}$ .

The high input signal dynamic range ensures low jitter output signals even when overdriven with input signal swings as high as  $1200 \text{ mV}_{p-p}$ .

The ONET4201PA provides a loss of signal detection as well as a received signal strength indicator.

The part is available in a small footprint 3-mm  $\times$  3-mm 16-pin QFN package and is pin-compatible with the ONET2501PA and ONET3301PA.

This power efficient limiting amplifier typically dissipates less than 89 mW and it is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### **BLOCK DIAGRAM**

A simplified block diagram of the ONET4201PA is shown in Figure 1.

This compact, low power 4.25 Gbps limiting amplifier consists of a high-speed data path with offset cancellation block, a loss of signal and RSSI detection block, and a bandgap voltage reference and bias current generation block.




Figure 1. Simplified Block Diagram of the ONET4201PA

#### HIGH SPEED DATA PATH

The high-speed data signal is applied to the data path by means of the input signal pins DIN+/DIN–. The data path consists of the input stage with  $2 \times 50$ - $\Omega$  on-chip line termination to VCC, three gain stages, which provide the required typical gain of about 50 dB, and a CML output stage. The amplified data output signal is available at the output pins DOUT+/DOUT–, which provide  $2 \times 50$ - $\Omega$  back-termination to VCC. The output stage also includes a data polarity switching function, which is controlled by the OUTPOL input, and a disable function, controlled by the signal applied to the DISABLE input pin.

Offset cancellation compensates for internal offset voltages and thus ensures proper operation even for very small input data signals.

The low frequency cutoff is typically as low as 25 kHz with the built-in filter capacitor.

For applications which require even lower cutoff frequencies, an additional external filter capacitor may be connected to the COC1/COC2 pins.

#### LOSS OF SIGNAL AND RSSI DETECTION

The output signal of the input buffer is monitored by the loss of signal and RSSI detection circuitry. In this block a signal is generated that is linearly proportional to the input amplitude over a wide input voltage range. This signal is available at the RSSI output pin.

Furthermore, this circuit block compares the input signal to a threshold which can be programmed by means of an external resistor connected to the TH pin. If the input signal falls below the specified threshold, a loss of signal is indicated at the LOS pin.

The relation between the LOS assert voltage  $V_{AST}$  (in  $mV_{p-p}$ ) and the external resistor  $R_{TH}$  (in  $k\Omega$ ) connected to the TH pin can be approximated as given below:



ONET4201PA

SLLS652-NOVEMBER 2005

$$R_{TH} \approx \frac{20.8 \text{ k}\Omega}{\left(\text{V}_{AST}/\text{mV}_{p-p} - 1\right)} + 300 \Omega$$

$$V_{AST} \approx \frac{20.8 \text{ mV}_{p-p}}{\text{R}_{TH}/\text{k}\Omega - 0.3} + 1 \text{ mV}_{p-p}$$
(2)

#### BANDGAP VOLTAGE AND BIAS GENERATION

The ONET4201PA limiting amplifier is supplied by a single 3.3-V±10% supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

An on-chip bandgap voltage circuit generates a supply voltage independent reference from which all other internally required voltages and bias currents are derived.

#### PACKAGE

For the ONET4201PA a small footprint 3-mm  $\times$  3-mm 16-pin QFN package, with a lead pitch of 0,5 mm, is used. The pin out is shown in Figure 2.




Figure 2. Pinout of ONET4201PA in a 3mm x 3mm 16 Pin QFN Package (Top View)

#### **TERMINAL FUNCTIONS**

TERMINAL		TYPE	DESCRIPTION						
NO.	NAME	ITPE	DESCRIPTION						
1, 4, 12	VCC	supply	$3.3-V \pm 10\%$ supply voltage						
2	DIN+	analog-in	Non-inverted data input. On-chip 50- $\Omega$ terminated to VCC.						
3	DIN-	analog-in	Inverted data input. On-chip 50- $\Omega$ terminated to VCC.						
5	TH	analog-in	LOS threshold adjustment with resistor to GND.						
6	DISABLE	CMOS-in	Disables CML output stage when set to high level.						
7	LOS	CMOS-out	High level indicates that the input signal amplitude is below the programmed threshold level.						
8, 16, EP	GND	supply	Circuit ground. Exposed die pad (EP) must be grounded.						
9	OUTPOL	CMOS-in	Output data signal polarity select (internally pulled high). Setting to a high level or leaving the pin open selects normal polarity. Low level selects inverted polarity.						
10	DOUT-	CML-out	Inverted data output. On-chip 50- $\Omega$ back-terminated toVCC.						
11	DOUT+	CML-out	Non-inverted data output. On-chip 50- $\Omega$ back-terminated to VCC.						

#### **TERMINAL FUNCTIONS (continued)**

	TERMINAL	ТҮРЕ	DESCRIPTION
NO.	NAME		DESCRIPTION
13	RSSI	analog-out	Analog output voltage proportional to the input data amplitude. Indicates the strength of the received signal (RSSI).
14	COC1	analog	Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC2 (pin 15). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
15	COC2	analog	Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 14). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE/UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	–0.3 V to 4.0 V
V <sub>DIN+</sub> , V <sub>DIN-</sub>	Voltage at DIN+, DIN- <sup>(2)</sup>	0.5 V to 4.0 V
V <sub>TH</sub> , V <sub>DISABLE</sub> , V <sub>LOS</sub> , V <sub>OUTPOL</sub> , V <sub>DOUT+</sub> , V <sub>DOUT-</sub> , V <sub>RSSI</sub> , V <sub>COC1</sub> , V <sub>COC2</sub>	Voltage at TH, DISABLE, LOS, OUTPOL, DOUT+, DOUT-, RSSI, COC1, COC2 <sup>(2)</sup>	–0.3 V to 4.0 V
V <sub>COC,DIFF</sub>	Differential voltage between COC1 and COC2	±1 V
V <sub>DIN,DIFF</sub>	Differential voltage between DIN+ and DIN-	±2.5 V
I <sub>LOS</sub>	Current into LOS	-1 to 9 mA
I <sub>DIN+</sub> , I <sub>DIN-</sub> , I <sub>DOUT+</sub> , I <sub>DOUT-</sub>	Continuous current at inputs and outputs	-25 mA to 25 mA
ESD	ESD rating at all pins	2 kV (HBM)
T <sub>J(max)</sub>	Maximum junction temperature	125°C
T <sub>STG</sub>	Storage temperature range	–65 to 85°C
T <sub>A</sub>	Characterized free-air operating temperature range	-40 to 85°C
T <sub>LEAD</sub>	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
VIH	CMOS input high voltage	2.1			V
V <sub>IL</sub>	CMOS input low voltage			0.6	V

#### **DC ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	3.3	3.6	V
	Supply surrent	DISABLE = low (includes CML output current)		35	45	~ ^
IVCC	Supply current	DISABLE = low (excludes CML output current)		27	35	mA
M	Differential data output valtage owing	DISABLE = high		0.25	10	
V <sub>OD</sub>	Differential data output voltage swing	DISABLE = low, 5 mV <sub>p-p</sub> $\le$ V <sub>IN</sub> $\le$ 1200 mV <sub>p-p</sub>	520 760		1200	mV <sub>p-p</sub>
R <sub>IN</sub> , R <sub>OUT</sub>	Data input/output resistance	Single-ended	50		Ω	
		Input = 8 mV <sub>p-p</sub> , $R_{RSSI} \ge 10 \text{ k}\Omega$		200		
	RSSI output voltage	Input = 80 mV <sub>p-p</sub> , $R_{RSSI} \ge 10 \text{ k}\Omega$		1900		mV
	RSSI linearity	$8 \text{ mV}_{p-p} \le V_{IN} \le 80 \text{ mV}_{p-p}$		±3%		
V <sub>IN(MIN)</sub>	Data input sensitivity	BER < 10 <sup>-10</sup>		3	5	mV <sub>p-p</sub>
V <sub>IN(MAX)</sub>	Data input overload		1200			mV <sub>p-p</sub>
	LOS high voltage	I <sub>SOURCE</sub> = 30 μA	2.4			V
	LOS low voltage	I <sub>SINK</sub> = 1 mA			0.4	V

#### **AC ELECTRICAL CHARACTERISTICS**

over recommended operating conditions, typical operating condition is at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Low fraguency 2 dD bandwidth	C <sub>OC</sub> = open		25		
	Low frequency –3 dB bandwidth	$C_{OC} = 0.54 \ \mu F$		0.8		kHz
	Data rate		4.25			Gb/s
V <sub>NI</sub>	Input referred noise			230		$\mu V_{RMS}$
		K28.5 pattern at 4.25 Gbps		3	19	
DJ	Deterministic jitter	K28.5 pattern at 2.125 Gbps		4	35	ps <sub>p-p</sub>
		K28.5 pattern at 1.0625 Gbps		72		
RJ	Deeden iitter	Input = 5 mVpp		9		ps <sub>RMS</sub>
	Random jitter	Input = 10 mVpp		4		
t <sub>R</sub>	Output rise time	20% to 80%		45	85	ps
t <sub>F</sub>	Output fall time	20% to 80%		45	85	ps
	LOS hysteresis	K28.5 pattern at 4.25 Gbps, 20log (V <sub>DEA</sub> /V <sub>AST</sub> )	2.5	4.5		dB
R <sub>TH</sub>	LOS threshold adjustment resistor range	See <sup>(1)</sup>	1.2		6.8	kΩ
\ <i>\</i>		$R_{TH} = 2.5 \text{ k}\Omega$ , K28.5 pattern at 4.25 Gbps <sup>(1)</sup>		10		
V <sub>AST</sub>	LOS assert voltage	$R_{TH} = 6.8 \text{ k}\Omega$ , K28.5 pattern at 4.25 Gbps <sup>(1)</sup>	2	5		mV <sub>p-p</sub>
		$R_{TH} = 2.5 \text{ k}\Omega$ , K28.5 pattern at 4.25 Gbps <sup>(1)</sup>		17		
V <sub>DEA</sub>	LOS de-assert voltage	$R_{TH} = 6.8 \text{ k}\Omega$ , K28.5 pattern at 4.25 Gbps <sup>(1)</sup>		8	20	mV <sub>p-p</sub>
T <sub>LOS</sub>	LOS assert/deassert time		2		100	μs
T <sub>DIS</sub>	Disable response time			20		ns

(1) For a given external resistor connected to the TH pin the LOS assert voltage value may vary due to part-to-part variations. If high precision is required, adjustment of this resistor for each device is mandatory.

SLLS652-NOVEMBER 2005


#### **TYPICAL CHARACTERISTICS**

Typical operating condition is at V\_{CC} = 3.3 V and  $T_{\rm A}$  = 25°C (unless otherwise noted).




## **TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at V\_{CC} = 3.3 V and  $T_{A}$  = 25°C (unless otherwise noted).










## **TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C (unless otherwise noted).





#### **APPLICATION INFORMATION**

Figure 18 shows the ONET4201PA connected with an ac-coupled interface to the data signal source as well as to the output load.

Besides the ac-coupling capacitors  $C_1$  through  $C_4$  in the input and output data signal lines, the only required external component is the LOS threshold setting resistor  $R_{th}$ . In addition, an optional external filter capacitor ( $C_{OC}$ ) may be used if a lower cutoff frequency is desired.




Figure 18. Basic Application Circuit With AC-Coupled I/Os



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ONET4201PARGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	401P	Samples
ONET4201PARGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	401P	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM




TEXAS

NSTRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ONET4201PARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ONET4201PARGTR	VQFN	RGT	16	3000	350.0	350.0	43.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGT0016A**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
   Reference JEDEC registration MO-220




# **RGT0016A**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGT0016A**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated