

5-V CAN TRANSCEIVER WITH I/O LEVEL ADAPTING AND LOW-POWER-MODE SUPPLY OPTIMIZATION

Check for Samples: [HVDA551-Q1](#), [HVDA553-Q1](#)

FEATURES

- Qualified for Automotive Applications
- Meets or Exceeds the Requirements of ISO 11898-2 and ISO 11898-5
- GIFT/ICT Compliant
- ESD Protection up to ± 12 kV (Human-Body Model) on Bus Pins
- I/O Voltage Level Adapting
 - HVDA551: Adaptable I/O Voltage Range (V_{IO}) From 3 V to 5.33 V
- SPLIT Voltage Source
 - HVDA553: Common-Mode Bus Stabilization
- Operating Modes:
 - Normal Mode
 - Low-Power Standby Mode with RXD Wake-Up Request
- High Electromagnetic Compliance (EMC)
- Supports CAN Flexible Data-Rate (FD)
- Protection
 - Undervoltage Protection on V_{IO} and V_{CC}
 - Bus-Fault Protection of -27 V to 40 V
 - TXD Dominant State Time-Out

- RXD Wake Up Request Lock Out on CAN Bus Stuck Dominant Fault (HVDA551)
- Digital Inputs Compatible With 5-V Microprocessors (HVDA553)
- Thermal Shutdown Protection
- Power-Up and -Down Glitch-Free Bus I/O
- High Bus Input Impedance When Unpowered (No Bus Load)

APPLICATIONS

- SAE J2284 High-Speed CAN for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- GMW3122 Dual-Wire CAN Physical Layer
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

DESCRIPTION

The device is designed and qualified for use in automotive applications and meets or exceeds the specifications of the ISO 11898 High Speed CAN (Controller Area Network) Physical Layer standard (transceiver).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. HVDA551





Figure 2. HVDA553



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


Table 1. TERMINAL FUNCTIONS

TERMINAL		TYPE	DESCRIPTION
NAME	D Package (SOIC) NO.		
CANH	7	I/O	High level CAN bus line
CANL	6	I/O	Low level CAN bus line
GND	2	GND	Ground connection
RXD	4	O	CAN receive data output (low in dominant bus state, high in recessive bus state)
STB	8	I	Standby mode select pin (active high)
TXD	1	I	CAN transmit data input (low for dominant bus state, high for recessive bus state)
V _{CC}	3	Supply	Transceiver 5V supply voltage
V _{IO} / SPLIT	5	Supply / O	V _{IO} (HVDA551): Transceiver logic level (IO) supply voltage SPLIT (HVDA553): Common mode stabilization output

Table 2. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC – D	Reel of 2500	HVDA551QDRQ1	H551Q
			HVDA553QDRQ1	H553Q

(1) For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

FUNCTIONAL DESCRIPTION

General Description

The device meets or exceeds the specifications of the ISO 11898 High Speed CAN (Controller Area Network) Physical Layer standard (transceiver). This device provides CAN transceiver functions: differential transmit capability to the bus and differential receive capability at data rates up to 1 megabit per second (Mbps). The device includes many protection features providing device and CAN network robustness.

Operating Modes

These devices have two main operating modes: normal mode and standby mode. Operating mode selection is made via the STB input pin.

Table 3. Operating Modes

DEVICE	STB	MODE	DRIVER	RECEIVER	RXD Pin
All Devices	LOW	Normal Mode	Enabled (On)	Enabled (On)	Mirrors bus state ⁽¹⁾
	HIGH	Standby mode (RXD wake-up request)	Disabled (Off)	Low-power wake-up receiver and bus monitor enabled	Mirrors bus state via wake-up filter ⁽²⁾

(1) Mirrors bus state: LOW if CAN bus is dominant, HIGH if CAN bus is recessive.

(2) See Figure 5 and Figure 6 for operation of the low-power wake-up receiver and bus monitor for RXD wake-up request behavior and Table 5 for the wake-up receiver threshold levels.

Bus States by Mode

The CAN bus has three valid states during powered operation, depending on the mode of the device. In normal mode the bus may be dominant (logic LOW), where the bus lines are driven differentially apart, or recessive (logic HIGH), where the bus lines are biased to $V_{CC} / 2$ via the high-ohmic internal input resistors R_{IN} of the receiver. The third state is low-power standby mode where the bus lines are biased to GND via the high-ohmic internal input resistors R_{IN} of the receiver.




Figure 3. Bus States (Physical Bit Representation)




Figure 4. Simplified Common-Mode Bias and Receiver Implementation

Normal Mode

This is the normal operating mode of the device. Normal mode is selected by setting STB low. The CAN driver and receiver are fully operational and CAN communication is bidirectional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. In recessive state, the CAN bus pins (CANH and CANL) are biased to $0.5 \times V_{CC}$. In dominant state, the bus pins are driven differentially apart. Logic high is equivalent to recessive on the bus, and logic low is equivalent to a dominant (differential) signal on the bus.

Standby Mode With RXD Wake-Up Request

This is the low-power mode of the device. Standby mode is selected by setting STB high. The CAN driver and main receiver are turned off and bidirectional CAN communication is not possible. The low-power receiver and bus monitor, both supplied via the V_{IO} supply, are enabled to allow for RXD wake-up requests via the CAN bus. The V_{CC} (5-V) supply may be turned off for additional power savings at the system level. A wake-up request is output to RXD (driven low) for any dominant bus transmissions longer than the filter time t_{BUS} . The local protocol controller (MCU) should monitor RXD for transitions and then reactivate the device to normal mode based on the wake-up request. The 5-V (V_{CC}) supply must be reactivated by the local protocol controller to resume normal mode if it has been turned off for low-power standby operation. The CAN bus pins are weakly pulled to GND, see Figure 3 and Figure 4.

RXD Wake-Up Request Lockout for Bus-Stuck Dominant Fault (HVDA551)

If the bus has a fault condition where it is stuck dominant while the HVDA551 is placed into standby mode via the STB pin, the device locks out the RXD wake-up request until the fault has been removed to prevent false wake-up signals in the system.




Figure 5. HVDA551 RXD Wake-Up Request With No Bus Fault Condition




Figure 6. HVDA551 RXD Wake-Up Request Lockout During Bus Dominant Fault Condition

Driver and Receiver Function Tables

Table 4. Driver Function Table

DEVICE	INPUTS		OUTPUTS		DRIVEN BUS STATE
	STB / S ⁽¹⁾	TXD ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	
Both Devices	L	L	H	L	Dominant
	L	H	Z	Z	Recessive
	L	Open	Z	Z	Recessive
HVDA551, HVDA553 ⁽²⁾	H	X	Y	Y	Recessive

- (1) H = high level, L = low level, X = irrelevant, Y = common-mode bias to GND, Z = common mode bias to $V_{CC} / 2$. See [Figure 3](#) and [Figure 4](#) for common mode bias information.
(2) HVDA551 and HVDA553 have internal pullup to V_{IO} on the STB pin. If the STB pin is open, the pin is pulled high and the device is in standby mode.

Table 5. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS $V_{ID} = V(CANH) - V(CANL)$	BUS STATE	RXD PIN ⁽¹⁾
Standby with RXD wake-up request (HVDA551, HVDA553) ⁽²⁾	$V_{ID} \geq 1.15 \text{ V}$	DOMINANT	L
	$0.4 \text{ V} < V_{ID} < 1.15 \text{ V}$?	?
	$V_{ID} \leq 0.4 \text{ V}$	RECESSIVE	H
NORMAL	$V_{ID} \geq 0.9 \text{ V}$	DOMINANT	L
	$0.5 \text{ V} < V_{ID} < 0.9 \text{ V}$?	?
	$V_{ID} \leq 0.5 \text{ V}$	RECESSIVE	H
ANY	Open	N/A	H

- (1) H = high level, L = low level, X = irrelevant, ? = indeterminate.
(2) While STB is high (standby mode) the RXD output of the HVDA551 functions according to the levels above and the wake-up conditions shown in [Figure 5](#) and [Figure 6](#).

Digital Inputs and Outputs

The HVDA551 device has an I/O supply voltage input pin (V_{IO}) to ratiometrically level shift the digital logic input and output levels with respect to V_{IO} for compatibility with protocol controllers having I/O supply voltages between 3 V and 5.33 V.

The HVDA553 devices have a single V_{CC} supply (5 V). The digital logic input and output levels for these devices are with respect to V_{CC} for compatibility with protocol controllers having I/O supply voltages between 4.68 V and 5.33 V.

Using the HVDA553 With Split Termination

The SPLIT pin voltage output provides $0.5 \times V_{CC}$ in normal mode. The circuit may be used by the application to stabilize the common-mode voltage of the bus by connecting it to the center tap of split termination for the CAN network (see [Figure 7](#) and [Figure 20](#)). This pin provides a stabilizing recessive voltage drive to offset leakage currents of unpowered transceivers or other bias imbalances that might bring the network common-mode voltage away from $0.5 \times V_{CC}$. Using this feature in a CAN network improves electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltage levels at the start of message transmissions.




Figure 7. SPLIT Pin Circuitry and Application

Protection Features

TXD Dominant State Time Out

During normal mode, the only mode where the CAN driver is active, the TXD dominant time-out circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the time-out period $t_{(DOM)}$. The dominant time-out circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time-out constant of the circuit expires ($t_{(DOM)}$) the CAN bus driver is disabled, freeing the bus for communication between other network nodes. The CAN driver is re-activated when a recessive signal is seen on the TXD pin, thus clearing the dominant-state time-out. The CAN bus pins are biased to the recessive level during a TXD dominant-state time-out.

APPLICATION NOTE: The maximum dominant TXD time allowed by the TXD dominant-state time-out limits the minimum possible data rate of the devices. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the $t_{(DOM)}$ minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = $11 / t_{(DOM)}$.

Thermal Shutdown

If the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the CAN driver circuits. This condition is cleared once the temperature drops below the thermal shutdown temperature of the device. The CAN bus pins are biased to the recessive level during a thermal shutdown.

Undervoltage Lockout or Unpowered Device

Both of the supply pins have undervoltage detection, which places the device in forced standby mode to protect the bus during an undervoltage event on either the V_{CC} or V_{IO} supply pins. If V_{IO} is undervoltage, the RXD pin is forced to the high-impedance state and the device does not pass any wake-up signals from the bus to the RXD pin. Because the device is placed into forced standby mode, the CAN bus pins have a common-mode bias to ground, protecting the CAN network; see [Figure 3](#) and [Figure 4](#).

The device is designed to be an *ideal passive* load to the CAN bus if it is unpowered. The bus pins (CANH, CANL) have extremely low leakage currents when the device is unpowered, so they do not load down the bus but rather be a no-load. This is critical, especially if some nodes of the network are unpowered while the rest of the network remains in operation.

APPLICATION NOTE: Once an undervoltage condition is cleared and V_{CC} and V_{IO} have returned to valid levels, the device typically requires 300 μ s to transition to normal operation.

Table 6. Undervoltage Protection

DEVICE	V_{CC}	V_{IO}	DEVICE STATE	BUS	RXD
Both devices	Bad	Good	Forced Standby Mode	Common mode bias to GND ⁽¹⁾	Mirrors bus state via wake-up filter ⁽²⁾
	Good	Bad	Forced Standby Mode ⁽³⁾	Common mode bias to GND ⁽¹⁾	High Z
	Unpowered		Unpowered	No load	High Z

(1) See [Figure 3](#) and [Figure 4](#) for common-mode bias information.

(2) See [Figure 5](#) and [Figure 6](#) for operation of the low-power wake-up receiver and bus monitor for RXD wake-up request behavior and [Table 5](#) for the wake-up receiver threshold levels.

(3) When V_{IO} is undervoltage, the device is forced into standby mode with respect to the CAN bus, because there is not a valid digital reference to determine the digital I/O states or power the wake-up receiver.

Floating Pins

The device has integrated pullups and pulldowns on critical pins to place the device into known states if the pins float. The TXD and STB pins on the HVDA551 are pulled up to V_{IO} . This forces a recessive input level on TXD in the case of a floating TXD pin and prevents the device from entering into the low-power standby mode if the STB pin floats. In the case of the HVDA553 both the TXD and STB pins are pulled up to V_{CC} , which has the same effect.

CAN Bus Short-Circuit Current Limiting

The device has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver-current limiting (dominant and recessive) and TXD dominant-state time-out to prevent continuously driving dominant. During CAN communication, the bus switches between dominant and recessive states; thus, the short-circuit current may be viewed either as the current during each bus state or as a dc average current. For system current and power considerations in termination resistance and common-mode choke ratings, the average short-circuit current should be used. The device has TXD dominant-state time-out, which prevents permanently having the higher short-circuit current of dominant state. The CAN protocol also has forced state changes and recessive bits such as bit stuffing, control fields, and interframe space. These ensure there is a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

APPLICATION NOTE: The short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated with the following formula:

$$I_{OS(AVG)} = \%Transmit \times [(\%REC_Bits \times I_{OS(SS)_REC}) + (\%DOM_Bits \times I_{OS(SS)_DOM})] + [\%Receive \times I_{OS(SS)_REC}]$$

where $I_{OS(AVG)}$ is the average short-circuit current, %Transmit is the percentage the node is transmitting CAN messages, %Receive is the percentage the node is receiving CAN messages, %REC_Bits is the percentage of recessive bits in the transmitted CAN messages, %DOM_Bits is the percentage of dominant bits in the transmitted CAN messages, $I_{OS(SS)_REC}$ is the recessive steady-state short-circuit current and $I_{OS(SS)_DOM}$ is the dominant steady-state short-circuit current.

ABSOLUTE MAXIMUM RATINGS^{(1) (2)}

1.1	V _{CC}	Supply voltage range	–0.3 V to 6 V	
1.2	V _{IO}	I/O supply voltage range	–0.3 V to 6 V	
1.3		Voltage range at bus terminals (CANH, CANL)	–27 V to 40 V	
1.4	I _O	Receiver output current (RXD)	20 mA	
1.5	V _I	Voltage input range (TXD, STB, S)	HVDA55x	–0.3 V to 6 V and V _I ≤ V _{IO} + 0.3 V
			HVDA553	–0.3 V to 6 V
1.6	T _J	Operating virtual-junction temperature range	–40°C to 150°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to the ground terminal.

ELECTROSTATIC DISCHARGE AND TRANSIENT PROTECTION⁽¹⁾

PARAMETER		TEST CONDITIONS		VALUE
2.1	Electrostatic discharge	Human-body model ⁽²⁾	CANH and CANL ⁽³⁾	±12 kV
2.2			All pins	±4 kV
2.3		Charged-device model ⁽⁴⁾	All pins	±1 kV
2.4		IEC 61000-4-2 according to IBEE CAN EMC Test Specification ⁽⁵⁾	CANH and CANL pins to GND	±7 kV
2.5	ISO 7637 transients	ISO7637 transients according to IBEE CAN EMC Test Specification ⁽⁶⁾	Pulse 1	–100 V
2.6			Pulse 2a	75 V
2.7			Pulse 3a	–150 V
2.8			Pulse 3b	100 V

- (1) Stresses beyond those listed under *Electrostatic Discharge and Transient Protection* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) HBM tested in accordance with AEC-Q100-002.
- (3) HBM test method based on AEC-Q100-002, CANH and CANL bus pins stressed with respect to each other and GND.
- (4) CDM tested in accordance with AEC-Q100-011.
- (5) IEC 61000-4-2 is a system-level ESD test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system-level configurations lead to different results.
- (6) ISO 7637 is a system level transient test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations lead to different results.

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
3.1	V _{CC}	Supply voltage		4.68	5.33	V
3.2	V _{IO}	I/O supply voltage		3	5.33	V
3.3	V _I or V _{IC}	Voltage at any bus terminal (separately or common mode)		–12	12	V
3.4	V _{IH}	High-level input voltage	TXD, STB (for HVD553: V _{IO} = V _{CC})	0.7 × V _{IO}	V _{IO}	V
3.5	V _{IL}	Low-level input voltage	TXD, STB (for HVD553: V _{IO} = V _{CC})	0	0.3 × V _{IO}	V
3.6	V _{ID}	Differential input voltage, bus	Between CANH and CANL	–6	6	V
3.7	I _{OH}	High-level output current	RXD	–2		mA
3.8	I _{OL}	Low-level output current	RXD		2	mA
3.9	T _A	Operating ambient free-air temperature	See <i>Thermal Characteristics</i> table	–40	125	°C

ELECTRICAL CHARACTERISTICS

 over recommended operating conditions, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted), HVDA553 $V_{IO} = V_{CC}$

PARAMETER			TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
Supply Characteristics (HVDA551)								
4.1	I_{CC}	5-V supply current	Standby mode (HVDA551 only)	STB at V_{IO} , $V_{CC} = 5.33\text{ V}$, $V_{IO} = 3\text{ V}$, TXD at V_{IO} ⁽²⁾			5	μA
4.2			Normal mode (dominant)	TXD at 0 V, 60- Ω load, STB at 0 V		50	70	mA
4.3			Normal mode (recessive)	TXD at V_{IO} , no load, STB at 0 V		6.75	10	
4.4								
4.5	I_{IO}	I/O supply current	Standby mode (HVDA551 Only)	STB at V_{IO} , $V_{CC} = 5.33\text{ V}$ or 0 V, RXD floating, TXD at V_{IO} , $T_A = -40^{\circ}\text{C}$, 25°C , 125°C ⁽³⁾		6.5	15	μA
4.6			Normal mode (dominant)	$V_{CC} = 5.33\text{ V}$, RXD floating, TXD at 0 V		85	300	
			Normal mode (recessive)	$V_{CC} = 5.33\text{ V}$, RXD floating, TXD at V_{IO}		70	300	
4.7	UV_{VCC}	Undervoltage detection on V_{CC} for forced standby mode			3.2	3.6	4	V
4.8	$V_{HYS(UVCC)}$	Hysteresis voltage for undervoltage detection on UV_{VCC} for standby mode				200		mV
4.9	UV_{VIO}	Undervoltage detection on V_{IO} for forced standby mode			1.9	2.45	2.95	V
4.10	$V_{HYS(UVIO)}$	Hysteresis voltage for undervoltage detection on UV_{VIO} for forced standby mode				130		mV
Supply Characteristics (HVDA553)								
4.1-5	I_{CC}	5-V supply current	Standby mode (HVDA553 only)	STB at V_{CC} , $V_{CC} = 5.33\text{ V}$, TXD at V_{CC} ⁽²⁾			12	μA
4.2-5			Normal mode (dominant)	TXD at 0 V, 60- Ω load, STB at 0 V		50	70	mA
4.3-5 4.4-5			Normal mode (recessive)	TXD at V_{CC} , No load, STB at 0 V		6.75	10	
4.7-5	UV_{VCC}	Undervoltage detection on V_{CC} for forced standby mode					3.2	3.6
4.8-5	$V_{HYS(UVCC)}$	Hysteresis voltage for undervoltage detection on UV_{VCC} for standby mode				200		mV

 (1) All typical values are at 25°C and supply voltages of $V_{CC} = 5\text{ V}$ and $V_{IO} = 3.3\text{ V}$.

 (2) The V_{CC} supply is not needed during standby mode so in the application I_{CC} in standby mode may be zero. If the V_{CC} supply remains, then I_{CC} is per specification with V_{CC} .

 (3) See HVDA55x Errata, Literature number [SLLZ073](#).

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions, $T_j = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted), HVDA553 $V_{IO} = V_{CC}$

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT		
Device Switching Characteristics: Propagation Time (Loop Time TXD to RXD)									
5.1	$t_{\text{PROP(LOOP1)}}$	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Figure 15, STB at 0 V	70		230	ns		
5.2	$t_{\text{PROP(LOOP2)}}$	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive		70		230			
Driver Electrical Characteristics									
6.1	$V_{O(D)}$	Bus output voltage (dominant)	CANH	$V_I = 0\text{ V}$, STB at 0 V, $R_L = 60\ \Omega$, See Figure 8 and Figure 3		2.9	4.5	V	
6.2			CANL			0.8	1.75		
6.3	$V_{O(\text{®})}$	Bus output voltage (recessive)		$V_I = V_{IO}$, $V_{IO} = 3\text{ V}$, STB at 0 V, $R_L = 60\ \Omega$, See Figure 8 and Figure 3		2	2.5	3	V
6.4	$V_{O(\text{STBY})}$	Bus output voltage, standby mode (HVDA551 only)		STB at V_{IO} , $R_L = 60\ \Omega$, See Figure 8 and Figure 3		-0.1		0.1	V
6.5	$V_{OD(D)}$	Differential output voltage (dominant)		$V_I = 0\text{ V}$, $R_L = 60\ \Omega$, STB at 0 V, See Figure 8, Figure 3, and Figure 9		1.5		3	V
6.6					$V_I = 0\text{ V}$, $R_L = 45\ \Omega$, STB at 0 V, See Figure 8, Figure 3, and Figure 9		1.4		
6.7	$V_{OD(\text{®})}$	Differential output voltage (recessive)		$V_I = 3\text{ V}$, STB at 0 V, $R_L = 60\ \Omega$, See Figure 8 and Figure 3		-0.012		0.012	V
6.8					$V_I = 3\text{ V}$, STB at 0 V, No load		-0.5		
6.9	V_{SYM}	Output symmetry (dominant or recessive) ($V_{O(\text{CANH})} + V_{O(\text{CANL})}$)		STB at 0 V, $R_L = 60\ \Omega$, See Figure 18		$0.9 V_{CC}$	V_{CC}	$1.1 V_{CC}$	V
6.10	$V_{OC(\text{SS})}$	Steady-state common-mode output voltage		STB at 0 V, $R_L = 60\ \Omega$, See Figure 14		2	2.5	3	V
6.11	$\Delta V_{OC(\text{SS})}$	Change in steady-state common-mode output voltage		STB at 0 V, $R_L = 60\ \Omega$, See Figure 14			50		mV
6.12	$I_{OS(\text{SS_DOM})}$	Short-circuit steady-state output current, dominant		$V_{\text{CANH}} = 0\text{ V}$, CANL open, TXD = low, See Figure 17		-100			mA
6.13					$V_{\text{CANL}} = 32\text{ V}$, CANH open, TXD = low, See Figure 17				
6.14	$I_{OS(\text{SS_REC})}$	Short-circuit steady-state output current, recessive		$-20\text{ V} \leq V_{\text{CANH}} \leq 32\text{ V}$, CANL open, TXD = high, See Figure 17		-10		10	mA
6.15					$-20\text{ V} \leq V_{\text{CANL}} \leq 32\text{ V}$, CANH open, TXD = high, See Figure 17		-10		
6.16	C_O	Output capacitance		See receiver input capacitance					

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted), HVDA553 $V_{IO} = V_{CC}$

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
Driver Switching Characteristics								
7.1	t_{PLH}	Propagation delay time, low-to-high level output	STB at 0 V, See Figure 10		65	ns		
7.2	t_{PHL}	Propagation delay time, high-to-low level output	STB at 0 V, See Figure 10		50	ns		
7.3	t_R	Differential output signal rise time	STB at 0 V, See Figure 10		25	ns		
7.4	t_F	Differential output signal fall time	STB at 0 V, See Figure 10		55	ns		
7.5	t_{EN}	Enable time from standby or silent mode to normal mode, dominant	See Figure 13		30	μs		
7.6	$t_{(DOM)}^{(4)}$	Dominant time-out	1200	2000	2800	μs		
Receiver Electrical Characteristics								
8.1	V_{IT+}	Positive-going input threshold voltage, normal mode	STB at 0 V, See Table 7		800	900	mV	
8.2	V_{IT-}	Negative-going input threshold voltage, normal mode	STB at 0 V, See Table 7		500	650	mV	
8.3	V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)			125		mV	
8.4	$V_{IT(STBY)}$	Input threshold voltage, standby mode (HVDA551 only)	STB at V_{IO}		400	1150	mV	
8.5	$I_{I(OFF_LKG)}$	Power-off (unpowered) bus input leakage current	CANH = CANL = 5 V, V_{CC} at 0 V, V_{IO} at 0 V, TXD at 0 V			3	μA	
8.6	C_I	Input capacitance to ground (CANH or CANL)	HVDA551: TXD at V_{IO} , V_{IO} at 3.3 V. HVDA553: TXD at V_{CC} $V_I = 0.4 \sin(4E6\pi t) + 2.5$ V		13		pF	
8.7	C_{ID}	Differential input capacitance	HVDA551: TXD at V_{IO} , V_{IO} at 3.3 V. HVDA553: TXD at V_{CC} $V_I = 0.4 \sin(4E6\pi t)$		5		pF	
8.8	R_{ID}	Differential input resistance	HVDA551: TXD at V_{IO} , $V_{IO} = 3.3$ V, STB at 0 V		29	80	k Ω	
8.9	R_{IN}	Input resistance (CANH or CANL)	HVDA553: TXD at V_{CC} , STB at 0 V		14.5	25	40	k Ω
8.10	$R_{I(M)}$	Input resistance matching $[1 - R_{IN(CANH)} / R_{IN(CANL)}] \times 100\%$	$V_{(CANH)} = V_{(CANL)}$		-3%	0%	3%	
Receiver Switching Characteristics								
9.1	t_{PLH}	Propagation delay time, low-to-high-level output	STB at 0 V, See Figure 12		95		ns	
9.2	t_{PHL}	Propagation delay time, high-to-low-level output	STB at 0 V, See Figure 12		60		ns	
9.3	t_R	Output signal rise time	STB at 0 V, See Figure 12		13		ns	
9.4	t_F	Output signal fall time	STB at 0 V, See Figure 12		10		ns	
9.5	t_{BUS}	Dominant time required on bus for wake-up from standby (HVDA551 only)			1.5	5	μs	
9.6	t_{CLEAR}	Recessive time on the bus to clear the standby mode receiver output (RXD) if standby mode is entered while bus is dominant (HVDA551 only)	STB at V_{IO} . See Figure 5 and Figure 6		1.5	5	μs	

(4) The TXD dominant time out ($t_{(DOM)}$) disables the driver of the transceiver once the TXD has been dominant longer than $t_{(DOM)}$, which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the $t_{(DOM)}$ minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = $11 / t_{(DOM)} = 11 \text{ bits} / 300 \mu\text{s} = 37 \text{ kbps}$

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted), HVDA553 $V_{IO} = V_{CC}$

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
TXD Pin Characteristics						
10.1	V_{IH}	High-level input voltage	HVD553: $V_{IO} = V_{CC}$		$0.7 \times V_{IO}$	V
10.2	V_{IL}	Low-level input voltage	HVD553: $V_{IO} = V_{CC}$		$0.3 \times V_{IO}$	V
10.3	I_{IH}	High-level input current	HVDA551: TXD at V_{IO} HVDA553: TXD at V_{CC}		-2	2 μA
10.4	I_{IL}	Low-level input current	TXD at 0 V		-100	-7 μA
RXD Pin Characteristics						
11.1	V_{OH}	High-level output voltage	$I_O = -2 \text{ mA}$, See Figure 12 HVD553: $V_{IO} = V_{CC}$		$0.8 \times V_{IO}$	V
11.2	V_{OL}	Low-level output voltage	$I_O = 2 \text{ mA}$, See Figure 12 HVD553: $V_{IO} = V_{CC}$		$0.2 \times V_{IO}$	V
STB Pin Characteristics						
12.1	V_{IH}	High-level input voltage	HVD553: $V_{IO} = V_{CC}$		$0.7 \times V_{IO}$	V
12.2	V_{IL}	Low-level input voltage	HVD553: $V_{IO} = V_{CC}$		$0.3 \times V_{IO}$	V
12.3	I_{IH}	High-level input current	HVDA551: STB at V_{IO} HVDA553: STB at V_{CC}		-2	2 μA
12.4	I_{IL}	Low-level input current	STB at 0 V		-20	μA
SPLIT Pin (HVDA553 Only)						
14.1	V_O	Output Voltage	$-500 \mu\text{A} < I_O < 500 \mu\text{A}$		$0.3 V_{CC}$ $0.5 V_{CC}$ $0.7 V_{CC}$	V
14.2	$I_{O(STB)}$	Leakage current, standby mode	STB at V_{CC} , $-12 \text{ V} \leq I_O \leq 12 \text{ V}$		-5	5 μA

THERMAL CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted), HVDA553 $V_{IO} = V_{CC}$

THERMAL METRIC ⁽¹⁾⁽²⁾		TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL METRIC - SOIC D PACKAGE						
14.1-D	θ_{JA}	Junction-to-air thermal resistance	Low-K thermal resistance ⁽³⁾		140	°C/W
14.2-D			High-K thermal resistance ⁽⁴⁾		112	
14.3-D	θ_{JB}	Junction-to-board thermal resistance ⁽⁵⁾			50	
14.4-D	$\theta_{JC(TOP)}$	Junction-to-case (top) thermal resistance ⁽⁶⁾			56	
14.5-D	$\theta_{JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance ⁽⁷⁾			N/A	
14.6-D	Ψ_{JT}	Junction-to-top characterization parameter ⁽⁸⁾			13	
14.7-D	Ψ_{JB}	Junction-to-board characterization parameter ⁽⁹⁾			55	
AVERAGE POWER DISSIPATION AND THERMAL SHUTDOWN						
14.8	P_D	Average power dissipation	$V_{CC} = 5\text{ V}$, $V_{IO} = V_{CC}$, $T_J = 27^{\circ}\text{C}$, $R_L = 60\ \Omega$, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_L at RXD = 15 pF		140	mW
14.9			$V_{CC} = 5.33\text{ V}$, $V_{IO} = V_{CC}$, $T_J = 130^{\circ}\text{C}$, $R_L = 60\ \Omega$, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_L at RXD = 15 pF		215	
14.10		Thermal shutdown temperature			185	°C

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction temperature (T_J) is calculated using the following $T_J = T_A + (P_D \times \theta_{JA})$. θ_{JA} is PCB-dependent; both JEDEC-standard low-K and high-K values are given as reference points to standardized reference boards.
- (3) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, low-K board, as specified in JESD51-3, in an environment described in JESD51-2a.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold-plate fixture to control the PCB temperature, as described in JESD51-8.
- (6) The junction-to-case (top) thermal resistance is obtained by simulating a cold-plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold-plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (8) The junction-to-top characterization parameter, Ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-board characterization parameter, Ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

PARAMETER MEASUREMENT INFORMATION




Figure 8. Driver Voltage, Current, and Test Definition





Figure 9. Driver V_{OD} Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 125$ kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.

Figure 10. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 11. Receiver Voltage and Current Definitions




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
- B. CL includes instrumentation and fixture capacitance within ±20%.
- C. For HVDA553 device versions VIO = VCC.

Figure 12. Receiver Test Circuit and Voltage Waveforms


Table 7. Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V _{CANH}	V _{CANL}	V _{ID}	R	
-11.1 V	-12 V	900 mV	L	V _{OL}
12 V	11.1 V	900 mV	L	
-6 V	-12 V	6 V	L	
12 V	6 V	6 V	L	
-11.5 V	-12 V	500 mV	H	V _{OH}
12 V	11.5 V	500 mV	H	
-12 V	-6 V	6 V	H	
6 V	12 V	6 V	H	
Open	Open	X	H	




- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or $t_f \leq 6 \text{ ns}$. Pulse repetition rate (PRR) = 25 kHz , 50% duty cycle.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.

Figure 13. t_{EN} Test Circuit and Waveforms




- A. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or $t_f \leq 6 \text{ ns}$. Pulse repetition rate (PRR) = 125 kHz , 50% duty cycle.

Figure 14. Common-Mode Output Voltage Test and Waveforms




- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or $t_f \leq 6 \text{ ns}$. Pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.

Figure 15. $t_{PROP(LOOP)}$ Test Circuit and Waveform




- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or $t_f \leq 6 \text{ ns}$. Pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.

Figure 16. TXD Dominant Time-Out Test Circuit and Waveforms



A. For HVDA553 device versions $V_{IO} = V_{CC}$.

Figure 17. Driver Short-Circuit Current Test and Waveforms



A. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r and $t_f \leq 6$ ns, pulse repetition rate (PRR) = 250 kHz, 50% duty cycle.

Figure 18. Driver Output Symmetry Test Circuit

APPLICATION INFORMATION




Figure 19. Typical Application Using the HVDA551 With 3.3-V I/O Voltage Level in Low-Power Mode (5-V V_{CC} Not Needed in Low-Power Mode)




Figure 20. Typical Application Using the HVDA553 With SPLIT Termination

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
HVDA551QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H551Q	Samples
HVDA553QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H553Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HVDA551QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
HVDA553QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HVDA551QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
HVDA553QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated