

www ti com

1.5-A, WIDE-INPUT ADJUSTABLE BUCK-BOOST SWITCHING REGULATOR

FEATURES

- 1.5-A Output Current
- Wide-Input Voltage (7 V to 29 V)
- **Wide-Output Voltage Adjust** (-15 V to -3 V)
- High Efficiency (Up to 84%)
- **Output Current Limit**
- **Overtemperature Shutdown**
- Operating Temperature: -40°C to 85°C
- Surface-Mount Package Available

APPLICATIONS

General-Purpose, Industrial Controls, **HVAC Systems, Test and Measurement,** Medical Instrumentation, AC/DC Adaptors, Vehicles, Marine, and Avionics




DESCRIPTION

The PTN78000A is a series of high-efficiency, buck-boost integrated switching regulators (ISR), that represent the third generation in the evolution of the PT78NR100 series of products. In new designs, it should be considered in place of the PT78NR100 series of single in-line pin (SIP) products. The PTN78000A is smaller and lighter than its predecessor, and has either similar or improved electrical performance characteristics. The caseless, double-sided package also exhibits improved thermal characteristics, and is compatible with TI's roadmap for RoHS and lead-free compliance.

Operating from a wide-input voltage range, the PTN78000A provides high-efficiency, positive-to-negative voltage conversion for loads of up to 1.5 A. The output voltage is set using a single external resistor, and may be set to any value within the range, -15 V to -3 V.

The PTN78000A has undervoltage lockout, and is suited to a wide variety of general-purpose applications that operate off 12-V, 24-V, or tightly regulated 28-V dc power.



^{*}See the Application Information for capacitor recommendation.

#R_{SET} is required to adjust the output voltage lower than -3 V. See the *Application Information* for values.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PTN78000A (Basic Model)										
Output Voltage	Package Designator									
–15 V to –3 V	PTN78000AAH	Horizontal T/H	Yes	EUS						
	PTN78000AAS (1) (2)	Horizontal SMD	No	EUT						
	PTN78000AAZ (1)(3)	Horizontal SMD	Yes	EUT						

- (1) Add a T suffix for tape and reel option on SMD packages.
- (2) Standard option specifies Sn/Pb solder ball material.
- (3) Lead (Pb) free option specifies Sn/Ag solder ball material.

ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range unless otherwise noted all voltages with respect to GND (pin 1),

				PTN78000A	UNIT			
T _A	Operating free-air temperature		-40 to 85					
	Wave solder temperature	Surface temperature of module body or pins (5 seconds)	Horizontal SMD (suffix AH)	260				
	Colder reflect to report the	Surface temperature of module body	Horizontal SMD (suffix AS)	235	°C			
	Solder reflow temperature	or pins	Horizontal SMD (suffix AZ)	260				
T _{stg}	T _{stg} Storage temperature							

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
VI	Input voltage	7	$32 - V_0 $	V
T _A	Operating free-air temperature	-40	85	°C
Po	Output power		9	W

PACKAGE SPECIFICATIONS

PTN78000A (Suffix AH, AS, and AZ)								
Weight								
Flammability	Meets UL 94 V-O							
Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 ms, ½ sine, mounted		500 G ⁽¹⁾					
Machanical vibration	Mil-STD-883D. Method 2007.2. 20-2000 Hz	Horizontal T/H (suffix AH)	20 G ⁽¹⁾					
Mechanical vibration	WIII-5 I D-883D, Metriod 2007.2, 20-2000 HZ	Horizontal SMD (suffix AS & AZ)	15 G ⁽¹⁾					

(1) Qualification limit.



ELECTRICAL CHARACTERISTICS


operating at 25°C free-air temperature, V_I = 12 V, V_O = -5 V, I_O = I_O (max), C_1 = 100 μ F, C_2 = 2x 4.7 μ F, C_3 = 100 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			V _O = -15 V	0.1		0.6 (1)	
l.	0.44	T 0500 1 1 1 1 1 1 1	0.1		0.75 (1)		
I _O	Output current	T _A = 85°C, natural convection airflow	V _O = -5 V	0.1		1.5 (1)	Α
			V _O = -3.3 V	0.1		1.5 (1)	
			V _O = -15 V	7		17 (2)	
l.,	l	0.001 0.000	V _O = -12 V	7		20 (2)	
V _I	Input voltage range	Over I _O range	V _O = -5 V	7		27 (2)	V
			V _O = -3.3 V	7		28.7 (2)	
	Set-point voltage tolerance	T _A = 25°C				±2% (3)	
	Temperature variation	-40°C to 85°C			±0.5%		
V _o	Line regulation	Over V _I range			±10		mV
•0	Load regulation	Over I _O range			±10		mV
	Total output voltage variation	Includes set point, line, load -40 < T _A < 85°C				±3% ⁽³⁾	
V _O Adj	Output voltage adjust range		$7 \text{ V} \le \text{V}_{\text{I}} \le (32 - \text{V}_{\text{O}}) \text{ V}$	-15		-3	V
		V _I = 12 V	R _{SET} = 100 Ω, V _O = -15 V		83%		
	Efficiency	V _I = 12 V		84%			
η	Efficiency	V _I = 12 V,		82%			
		V _I = 12 V, F		77%			
	Output voltage ripple	20-MHz bandwidth			$2\% V_{O}$		$V_{(PP)}$
I _{O (LIM)}	Current limit threshold	$\Delta V_{O} = -50 \text{ mV}$			3.2		Α
		1 A/µs load step from 50% to 100% I _O max					
	Transient response			200		μs	
				1		%V _O	
Fs	Switching frequency	Over V _I and I _O ranges		440	550	660	kHz
UVLO	Undervoltage lockout	V _I increasing			5.5		V
Cı	External input capacitance	Ceramic	9.4 (4)			μ F	
5	External input capacitance	Nonceramic	100 (4)			μ F	
		Ceramic				200	μF
Co	External output capacitance	Nonceramic	100 (5)		1,000	μ F	
	•	Equivalent series resistance (nonceramic)	14 (6)			mΩ	
MTBF	Calculated reliability	Per Telcordia SR-332, 50% stress, T _A = 40°C, ground benign		8.9			10 ⁶ Hrs

- The maximum output current is 1.5 A or the maximum output power is 9 W, whichever is less.
- The maximum input voltage is limited and defined to be $(32 |V_0|)$ volts. The set-point voltage tolerance is affected by the tolerance and stability of R_{SET} . The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/°C or better temperature stability.
- A 100- μ F electrolytic capacitor and two 4.7- μ F ceramic capacitors are required across the input (V₁ and GND) for proper operation. Locate the ceramic capacitance close to the module.
- 100 µF of output capacitance is required for proper operation. See the application information for further guidance.
- This is the typical ESR for all the electrolytic (nonceramic) capacitance. Use 17 mΩ as the minimum when using maximum ESR values to calculate.



PIN ASSIGNMENT




TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
V _O	1	0	The negative output voltage power node with respect to the GND node. It is also the reference for the V_O Adjust control inputs.				
VI	2	ı	The positive input voltage power node to the module, which is referenced to common GND.				
N/C	3		This pin is active and must be isolated from any electrical connection.				
V _O Adjust	4	I	A 1% resistor must be connected between pin 1 and pin 4 to set the output voltage of the module lower than -3 V. If left open-circuit, the output voltage defaults to -3 V. The temperature stability of the resistor should be 100 ppm/°C (or better). The set-point range is -15 V to -3 V. The standard resistor value for a number of common output voltages is provided in the application information.				
GND	5	I/O	The common ground connection for the V_I and V_O power connections.				




TYPICAL CHARACTERISTICS (7-V INPUT) (1) (2)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths to the power pins. Please refer to the mechanical specification for more information. Applies to Figure 4, Figure 5, and Figure 6.



TYPICAL CHARACTERISTICS (12-V INPUT) (1) (2)




- The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 7, Figure 8, and Figure 9.
 The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100-mm x 100-mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths to the power pins. Please refer to the mechanical specification for more information. Applies to Figure 10, Figure 11, and Figure 12.



TYPICAL CHARACTERISTICS (24-V INPUT) (1) (2)

OUTPUT VOLTAGE RIPPLE

vs OUTPUT CURRENT



0.3

0.6

IO - Output Current - A




Figure 13.

Figure 14.

v_o`= -3 v

0.9

1.2 1.5

Figure 15.

TEMPERATURE DERATING vs OUTPUT CURRENT




Figure 16.

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 13, Figure 14, and Figure 15.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100-mm x 100-mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths to the power pins. Please refer to the mechanical specification for more information. Applies to Figure 16.



APPLICATION INFORMATION

Adjusting the Output Voltage of the PTN78000A Wide-Output Adjust Power Modules

General

A resistor must be connected directly between the V_O Adjust control (pin 4) and the output voltage (pin 7) to set the output voltage lower than -3 V. The adjustment range is from -15 V to -3 V. If pin 4 is left open, the output voltage defaults to the highest value, -3 V.

Table 1 gives the standard resistor value for a number of common voltages, and with the actual output voltage that the value produces. For other output voltages, the resistor value can either be calculated using the following formula, or simply selected from the range of values given in Table 2. Figure 17 shows the placement of the required resistor.

$$R_{SET} = 54.9 \text{ k}\Omega \times \frac{1.25 \text{ V}}{|V_O| - 3 \text{ V}} - 5.62 \text{ k}\Omega$$

Input Voltage Considerations


The PTN78000A is a buck-boost switching regulator. In order that the output remains in regulation, the input voltage must not exceed the output by a maximum differential voltage.

For satisfactory performance, the maximum operating input voltage is (32 - $|V_0|$) volts.

As an example, Table 1 gives the operating input voltage range for the common output bus voltages. In addition, the Electrical Characteristics define the available output voltage adjust range for various input voltages.

Table 1. Standard Values of R_{set} for Common Output Voltages

V _O (Required)	R _{SET} (Standard Value)	V _O (Actual)	Operating V _I Range		
−15 V	100 Ω	−14.997 V	9 V to 17 V		
−12 V	2 kΩ	−12.006 V	9 V to 20 V		
–5 V	28.7 kΩ	−5.000 V	9 V to 27 V		
-3.3 V	221 kΩ	-3.303 V	9 V to 28.7 V		



- (1) A 0.05-W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 4 and 1 using dedicated PCB traces.
- (2) Never connect capacitors from V_O Adjust to either GND or V_O. Any capacitance added to the V_O Adjust pin affects the stability of the regulator.

Figure 17. Vo Adjust Resistor Placement



Table 2. Output Voltage Set-Point Resistor Values

V _O Required	R _{SET}	V _O Required	R _{SET}	V _O Required	R _{SET}
−15.0 V	99 Ω	−11.9 V	2.09 kΩ	-8.8 V	6.21 kΩ
−14.9 V	147 Ω	−11.8 V	2.18 kΩ	-8.6 V	6.63 kΩ
−14.8 V	196 Ω	−11.7 V	2.27 kΩ	−8.4 V	7.09 kΩ
−14.7 V	245 Ω	−11.6 V	2.36 kΩ	-8.2 V	7.58 kΩ
−14.6 V	296 Ω	−11.5 V	2.45 kΩ	-8.0 V	8.11 kΩ
−14.5 V	347 Ω	−11.4 V	2.55 kΩ	−7.8 V	8.68 kΩ
−14.4 V	400 Ω	−11.3 V	2.65 kΩ	−7.6 V	9.30 kΩ
−14.3 V	453 Ω	−11.2 V	2.75 kΩ	−7.4 V	9.98 kΩ
−14.2 V	507 Ω	-11.1 V	2.82 kΩ	−7.2 V	10.7 kΩ
-14.1 V	562 Ω	-11.0 V	2.96 kΩ	−7.0 V	11.5 kΩ
−14.0 V	619 Ω	−10.9 V	3.07 kΩ	-6.8 V	12.4 kΩ
−13.9 V	676 Ω	-10.8 V	3.18 kΩ	-6.6 V	13.4 kΩ
-13.8 V	734 Ω	−10.7 V	3.29 kΩ	−6.4 V	14.6 kΩ
−13.7 V	794 Ω	-10.6 V	3.41 kΩ	−6.2 V	15.8 kΩ
−13.6 V	854 Ω	−10.5 V	3.53 kΩ	-6.0 V	17.3 kΩ
−13.5 V	916 Ω	-10.4 V	3.65 kΩ	−5.8 V	18.9 kΩ
−13.4 V	979 Ω	-10.3 V	3.78 kΩ	−5.6 V	20.7 kΩ
−13.3 V	1.04 kΩ	-10.2 V	3.91 kΩ	−5.4 V	22.9 kΩ
−13.2 V	1.11 kΩ	-10.1 V	4.04 kΩ	−5.2 V	25.6 kΩ
–13.1 V	1.18 kΩ	-10.0 V	4.18 kΩ	−5.0 V	28.7 kΩ
−13.0 V	1.24 kΩ	−9.9 V	4.33 kΩ	-4.8 V	32.5 kΩ
−12.9 V	1.31 kΩ	−9.8 V	4.47 kΩ	-4.6 V	37.2 kΩ
-12.8 V	1.38 kΩ	−9.7 V	4.62 kΩ	-4.4 V	43.4 kΩ
−12.7 V	1.46 kΩ	−9.6 V	4.78 kΩ	-4.2 V	51.6 kΩ
−12.6 V	1.52 kΩ	−9.5 V	4.94 kΩ	-4.0 V	63.0 kΩ
−12.5 V	1.60 kΩ	−9.4 V	5.10 kΩ	−3.8 V	80.1 kΩ
−12.4 V	1.68 kΩ	−9.3 V	5.27 kΩ	−3.6 V	109 kΩ
−12.3 V	1.76 kΩ	−9.2 V	5.45 kΩ	−3.4 V	166 kΩ
-12.2 V	1.84 kΩ	−9.1 V	5.63 kΩ	−3.2 V	338 kΩ
−12.1 V	1.92 kΩ	−9.0 V	5.82 kΩ	–3.0 V	OPEN
-12.0 V	2.01 kΩ	−8.9 V	6.01 kΩ		



CAPACITOR RECOMMENDATIONS FOR THE PTN78000 WIDE-OUTPUT ADJUST POWER MODULES

Input Capacitor

The minimum requirements for the input bus is 100 μ F of nonceramic capacitance and 9.4 μ F (2 x 4.7 μ F) of ceramic capacitance, in either an X5R or X7R temperature characteristic, and 100 μ F of electrolytic capacitance. Ceramic capacitors should be located within 0.5 inch (1,27 cm) of the regulator's input pins. Electrolytic capacitors should be used at the input in addition to the required ceramic capacitance. The minimum ripple current rating for any nonceramic capacitance must be at least 250 mA rms. The ripple current rating of electrolytic capacitors is a major consideration when they are used at the input. This ripple current requirement can be reduced by placing more ceramic capacitors at the input, in addition to the minimum required 9.4 μ F.

Tantalum capacitors are not recommended for use at the input bus, as none were found to meet the minimum voltage rating of $2 \times (maximum dc voltage + ac ripple)$. The $2 \times rating$ is standard practice for regular tantalum capacitors to ensure reliability. Polymer-tantalum capacitors are more reliable and are available with a maximum rating of typically 20 V. These can be used with input voltages up to 16 V.

Output Capacitor

The minimum capacitance required to ensure stability is a 100 μ F. Either ceramic or electrolytic-type capacitors can be used. The minimum ripple current rating for the nonceramic capacitance must be at least 200 mA rms. The stability of the module and voltage tolerances is compromised if the capacitor is not placed near the output bus pins. A high-quality, computer-grade electrolytic capacitor should be adequate. A ceramic capacitor can be also be located within 0.5 inch (1,27 cm) of the output pin.

For applications with load transients (sudden changes in load current), the regulator response improves with additional capacitance. Additional electrolytic capacitors should be located close to the load circuit. These capacitors provide decoupling over the frequency range, 2 kHz to 150 kHz. Aluminum electrolytic capacitors are suitable for ambient temperatures above 0°C. For operation below 0°C, tantalum or Os-Con-type capacitors are recommended. When using one or more nonceramic capacitors, the calculated equivalent ESR should be no lower than 14 m Ω (17 m Ω using the manufacturer's maximum ESR for a single capacitor). A list of recommended capacitors and vendors are identified in Table 3.

Ceramic Capacitors

Above 150 kHz, the performance of aluminum electrolytic capacitors becomes less effective. To further reduce the reflected input ripple current, or the output transient response, multilayer ceramic capacitors must be added. Ceramic capacitors have low ESR, and their resonant frequency is higher than the bandwidth of the regulator. When placed at the output, their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed $200 \, \mu F$.

Tantalum Capacitors

Tantalum-type capacitors may be used at the output, and are recommended for applications where the ambient operating temperature can be less than 0°C. The AVX TPS, Sprague 593D/594/595, and Kemet T495/T510/T520 capacitors series are suggested over many other tantalum types due to their rated surge, power dissipation, and ripple current capability. As a caution, many general-purpose tantalum capacitors have considerably higher ESR, reduced power dissipation, and lower ripple current capability. These capacitors are also less reliable as they have lower power dissipation and surge current ratings. Tantalum capacitors that do not have a stated ESR or surge current rating are not recommended for power applications. When specifying Os-Con and polymer-tantalum capacitors for the output, the minimum ESR limit is encountered well before the maximum capacitance value is reached.

Capacitor Table

The capacitor table, Table 3, identifies the characteristics of capacitors from various vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type. This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The rms rating and ESR (at 100 kHz) are critical parameters necessary to ensure both optimum regulator performance and long capacitor life.



Designing for Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 1 A/ μ s. The typical voltage deviation for this load transient is given in the data sheet specification table using the required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation of any dc/dc converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional output capacitor decoupling. In these cases, special attention must be paid to the type, value, and ESR of the capacitors selected.

If the transient performance requirements exceed those specified in the data sheet, the selection of output capacitors becomes more important. Review the minimum ESR in the characteristic data sheet for details on the capacitance maximum.

Table 3. Recommended Input/Output Capacitors

		CAPA	CITOR CHARACT	TERISTICS	QUA	NTITY		
CAPACITOR VENDOR/ COMPONENT SERIES	WORKING VOLTAGE (V)	VALUE (μF)	EQUIVALENT SERIES RESISTANCE (ESR) (Ω)	85°C MAXIMUM RIPPLE CURRENT (I _{rms}) (mA)	PHYSICAL SIZE (mm)	INPUT BUS	OUTPUT BUS	VENDOR NUMBER
FC(Radial)	35	100	0.117	550	8 × 11,5	≥1	1	EEUFC1H181
FC (SMD)	35	100	0.015	670	10 × 10,2	≥1 (1)	1	EEVFC1V101P
United Chemi-Con PXA (SMD)	16	180	0.016	4360	8 × 12	≥1 (1)	≤ 1	PXA16VC180MF60 (V _I , V _O < 14 V)
PS	25	100	0.020	4300	8 × 10,5	≥1 (1)	≤ 1	10FS100M (V _I , V _O < 22 V)
LXZ	50	100	0.220	485	8 × 12,5	≥1	1	LXZ50VB101M8X12LL
MVY(SMD)	50	100	0.300	500	10 × 10	≥1	1	MVY50VC101M10X10TP (V ₀ ≤ 5 V)
Nichicon UWG (SMD)	50	100	0.300	500	10 × 10	≥1	1	UWG1H101MNR1GS
F550 (Tantalum)	10	100	0.055	2000	7.7 × 4,3	N/R (1)	$\leq 3^{(2)}$	F551A107MN (V ₀ ≤ 5 V)
HD	50	120	0.072	979	10 × 12,5	≥1	1	UHD1H101MPR
Sanyo Os-Con SVP (SMD)	20	100	0.024	2500	8 × 12	≥1 (1)	≤ 1	20SVP100M (V_I , $ V_O \le 16 V$)
SP	16	100	0.032	2890	10 × 5	≥ 1 ⁽¹⁾	≤ 1	16SP100M (V_I , $ V_O \le 14 V$)
AVX Tantalum TPS (SMD)	20	100	0.085	1543	7,3 L × 4,3 W × 4,1 H	N/R (3)	≤ 2	TPSV107M020R0085 $(V_0 \le 10 \text{ V})$
AVX Tantalum TF3 (SIVID)	20	100	0.200	> 817		N/R (3)	≤ 2	TPSE107M020R0200 $(V_0 \le 10 \text{ V})$
Murata X5R Ceramic	16	47	0.002	>1000	3225	1 (1)	≤ 2	GRM32ER61C476M (V _o ~ V _I ≤ 13.5 V)
Murata X5R Ceramic	6.3	47	0.002	>1000	3225	N/R (1)	≤ 2	GRM422X5R476M6.3 (V _O ≤ 5.5 V)
TDK X7R Ceramic	25	2.2	0.002	>1000	SMD	≥ 4 ⁽⁴⁾	1	C3225X7R1E225KT/MT (V ₀ ≤ 20 V)
Murata X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 4 ⁽⁴⁾	1	GRM32RR71E225K (V ₀ ≤ 20 V)
Kemet X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 4 ⁽⁴⁾	1	C1210C225K3RAC (V ₀ ≤ 20 V)
AVX X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 4 ⁽⁴⁾	1	12103C225KAT2A (V ₀ ≤ 20 V)
Murata X7R Ceramic	50	4.7	0.002	>1000	3225	≥ 2	1	GRM32ER71H475KA88L
TDK X7R Ceramic	50	2.2	0.002	>1000		≥ 4	1	C3225X7R1H225KT
Murata Radial Through-hole	50	2.2	0.004	>1000		≥ 4	1	RPER71H2R2KK6F03

⁽¹⁾ The voltage rating of the input capacitor must be selected for the desired operating input voltage range of the regulator. To operate the regulator at a higher input voltage, select a capacitor with the next higher voltage rating.

⁽²⁾ The maximum voltage rating of the capacitor must be selected for the desired set-point voltage (V_O). To operate at a higher output voltage, select a capacitor with a higher voltage rating.

⁽³⁾ Not recommended (N/R). The voltage rating does not meet the minimum operating limits in most applications.

⁽⁴⁾ The maximum rating of the ceramic capacitor limits the regulator's operating input voltage to 20 V. Select a alternative ceramic component to operate at a higher input voltage.



Power-Up Characteristics

When configured per the standard application, the PTN78000A power module produces a regulated output voltage following the application of a valid input source voltage. During power up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay (typically 5 ms – 10 ms) into the power-up characteristic. This is from the point that a valid input source is recognized. Figure 18 shows the power-up waveforms for a PTN78000A, operating from a 12-V input and with the output voltage adjusted to –5 V. The waveforms were measured with a 1.5-A resistive load.




Figure 18. Power-Up Waveforms

Undervoltage Lockout

The undervoltage lockout (UVLO) circuit prevents the module from attempting to power up until the input voltage is above the UVLO threshold. This prevents the module from drawing excessive current from the input source at power up. Below the UVLO threshold, the module is held off.

Current Limit Protection

The PTN78000 modules protect against load faults with a continuous current limit characteristic. Under a load fault condition, the output current cannot exceed the current limit value. Attempting to draw current that exceeds the current limit value causes the module to progressively reduce its output voltage. Current is continuously supplied to the fault until it is removed. On removal of the fault, the output voltage promptly recovers. When limiting output current, the regulator experiences higher power dissipation, which increases its temperature. If the temperature increase is excessive, the module's overtemperature protection begins to periodically turn the output voltage completely off.

Overtemperature Protection

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in temperature may be the result of a drop in airflow, a high ambient temperature, or a sustained current-limit condition. If the junction temperature of the internal control IC rises excessively, the module turns itself off, reducing the output voltage to zero. The module instantly restarts when the sensed temperature decreases by a few degrees.

Note: Overtemperature protection is a last-resort mechanism to prevent damage to the module. It should not be relied on as permanent protection against thermal stress. Always operate the module within its temperature derated limits, for the worst-case operating conditions of output current, ambient temperature, and airflow. Operating the module above these limits, albeit below the thermal shutdown temperature, reduces the long-term reliability of the module.




Optional Input/Output Filters

Power modules include internal input and output ceramic capacitors in all their designs. However, some applications require much lower levels of either input reflected or output ripple/noise. This application describes various filters and design techniques found to be successful in reducing both input and output ripple/noise.

Input/Output Capacitors

The easiest way to reduce output ripple and noise is to add one or more $1-\mu F$ ceramic capacitors, such as C5 shown in Figure 19. Ceramic capacitors should be placed close to the output power terminals. A single $4.7-\mu F$ capacitor reduces the output ripple/noise by 10% to 30% for modules with a rated output current of less than 3 A. (Note: C4 is recommended to improve the regulators transient response and does not reduce output ripple and noise.)

Switching regulators draw current from the input line in pulses at their operating frequency. The amount of reflected (input) ripple/noise generated is directly proportional to the equivalent source impedance of the power source including the impedance of any input lines. The addition of C1, minimum $4.7-\mu F$ ceramic capacitor, near the input power pins, reduces reflected conducted ripple/noise by 20% to 30%.



- A. See specifications for required value and type.
- B. See Application Information for suggested value and type.


Figure 19. Adding High-Frequency Bypass Capacitors to the Input and Output

π Filters

If a further reduction in ripple/noise level is required for an application, higher order filters must be used. A π (pi) filter, employing a ferrite bead (Fair-Rite Pt. No. 2673000701 or equivalent) in series with the input or output terminals of the regulator reduces the ripple/noise by at least 20 db (see Figure 20 and Figure 21). In order for the inductor to be effective in reduction of ripple and noise ceramic capacitors are required. (See the Capacitor Recommendations for the PTN78000A for additional information on vendors and component suggestions.)

These inductors plus ceramic capacitors form an excellent filter because of the rejection at the switching frequency (650 kHz - 1 MHz). The placement of this filter is critical. It must be located as close as possible to the input or output pins to be effective. The ferrite bead is small (12,5 mm \times 3 mm), easy to use, low cost, and has low dc resistance. Fair-Rite also manufactures a surface-mount bead (part number 2773021447), through hole (part number 2673000701) rated to 5 A. Alternatively, $1-\mu H$ to $5-\mu H$ inductors can be used in place of the ferrite inductor bead.





- A. See specifications for required value and type.
- B. See Application Information for suggested value and type.
- C. Recommended for applications with load transients.

Figure 20. Adding π Filters ($I_{O} \le 3$ A)




Figure 21. π -Filter Attenuation vs. Load Current

www.ti.com 9-May-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTN78000AAH	ACTIVE	Through- Hole Module	EUS	5	56	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type	-40 to 85		Samples
PTN78000AAS	ACTIVE	Surface Mount Module	EUT	5	49	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTN78000AAST	ACTIVE	Surface Mount Module	EUT	5	250	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTN78000AAZ	ACTIVE	Surface Mount Module	EUT	5	49	RoHS Exempt & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTN78000AAZT	ACTIVE	Surface Mount Module	EUT	5	250	RoHS Exempt & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 9-May-2023


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EUS (R-PDSS-T5)

DOUBLE SIDED MODULE




NOTES:

- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.030 (± 0.76 mm).
- D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish — Tin (100%) over Nickel plate



EUT (R-PDSS-B5)

DOUBLE SIDED MODULE



NOTES: All linear dimensions are in inches (mm).

- This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.030 (± 0.76 mm). D. 3 place decimals are ± 0.010 (± 0.25 mm).
- Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate

Solder Ball - See product data sheet.

J. Dimension prior to reflow solder.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated