



www.ti.com SLUSA14 – DECEMBER 2009

# 8-PIN HIGH-EFFICIENCY, OFFLINE LED LIGHTING CONTROLLER

Check for Samples: TPS92010

### **FEATURES**

- LED Lighting Current Driver Controller with Energy Saving Features
- Quasi-Resonant Mode Operation for Reduced EMI and Low Switching Losses (Low Voltage Switching)
- Low Standby Current for Deep Dimming Efficiency Power Consumption
- Low Startup Current: 25 μA Maximum
- Programmable Line and Load Overvoltage Protection
  - Provides Open LED Protection
- Internal Overtemperature Protection
- Current Limit Protection
  - Cycle-by-Cycle Power Limit
  - Primary-Side Overcurrent Hiccup Restart Mode
- 1-A Sink TrueDrive™, -0.75-A Source Gate Drive Output
- Programmable Soft-Start

# **APPLICATIONS**


- Residential LED Lighting Drivers for A19 E12/E26/27, GU10, MR16, PAR30/38 Integral Lamps
- Drivers for Wall Sconces, Pathway Lighting and Overhead Lighting
- Drivers for Wall Washing, Architectural and Display Lighting

# DESCRIPTION

The TPS92010 is a PWM controller with advanced energy features to provide high efficiency driving for LED lighting applications.

The TPS92010 incorporates frequency fold back and low power mode operation to reduce the operation frequency at light load and no load operations.

The TPS92010 is offered in the 8-pin SOIC (D) package. Operating junction temperature range is -40°C to 105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TrueDrive is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			TPS92010	UNIT
VDD	Supply voltage range	I <sub>DD</sub> < 20 mA	27	V
I <sub>DD</sub>	Supply current		20	mA
I <sub>GD(sink)</sub>	Output sink current (peak)		1.2	^
I <sub>GD(source)</sub>	Output source current (peak)		-0.8	Α
	Analog inputs	FB, PCS, SS	-0.3 to 6.0	V
V <sub>VSD</sub>			-1.0 to 6.0	V
I <sub>VSD(source)</sub>			-1.0	mA
$V_{LPM}$		VDD = 0 V to 30 V	30	V
	Power dissipation	SOIC-8 package, T <sub>A</sub> = 25°C	650	mW
T <sub>J</sub>	Operating junction temperatur	e range	-55 to 150	
T <sub>stg</sub>	Storage temperature		-65 to 150	°C
T <sub>LEAD</sub>	Lead temperature 1,6 mm (1/	16 inch) from case for 10 seconds	300	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.

### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
VDD	Input voltage		21	٧
$I_{GD}$	Output sink current	0		Α
$T_{J}$	Operating junction temperature	-40	105	°C

# **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

	MIN MAX	UNIT
Human body model	2000	V
CDM	1500	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

www.ti.com SLUSA14 – DECEMBER 2009

# **ELECTRICAL CHARACTERISTICS**

VDD = 15 V, 0.1- $\mu$ F capacitor from VDD to GND, 3.3-nF capacitor from SS to GND charged over 3.5 V, 500- $\Omega$  resistor from VSD to -0.1 V, FB = 4.8 V, LPM = not connected, 1-nF capacitor from GD to GND, PCS = GND,  $T_A = -40^{\circ}$ C to 105°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVERALL						
I <sub>STARTUP</sub>	Startup current	VDD = V <sub>UVLO</sub> -0.3 V		12	25	
I <sub>LPM</sub>	Standby current	V <sub>FB</sub> = 0 V		350	550	μA
1	Operating current	Not switching		2.5	3.5	A
I <sub>DD</sub>	Operating current	130 kHz, QR mode		5.0	7.0	mA
	VDD clamp	FB = GND, I <sub>DD</sub> = 10 mA	21	26	27	V
UNDERVOLT	AGE LOCKOUT					
VDD <sub>(uvlo)</sub>	Startup threshold		10.3	13.0	15.3	
	Stop threshold		6.3	8	9.3	V
ΔVDD <sub>(uvlo)</sub>	Hysteresis		4.0	5.0	6.0	
PWM (Ramp)	(1)		<u>'</u>			
D <sub>MIN</sub>	Minimum duty cycle	V <sub>SS</sub> = GND, V <sub>FB</sub> = 2 V			0%	
D <sub>MAX</sub>	Maximum duty cycle	QR mode, f <sub>S</sub> = max, (open loop)		99%		
OSCILLATOR	(OSC)					
f <sub>QR(max)</sub>	Maximum QR and DCM frequency		117	130	143	
f <sub>QR(min)</sub>	Minimum QR and FFM frequency	V <sub>FB</sub> = 1.3 V	32	40	48	kHz
f <sub>SS</sub>	Soft start frequency	V <sub>SS</sub> = 2.0 V	32	40	48	
dT <sub>S</sub> /dFB	VCO gain	T <sub>S</sub> for 1.6 V < V <sub>FB</sub> < 1.8 V	-38	-30	-22	μs/V
FEEDBACK (I	FB)		•			
R <sub>FB</sub>	Feedback pullup resistor		12	20	28	kΩ
$V_{FB}$	FB, no load	QR mode	3.30	4.87	6.00	
	Low power mode ON threshold	V <sub>FB</sub> threshold	0.3	0.5	0.7	
	Low power mode OFF threshold	V <sub>FB</sub> threshold	1.2	1.4	1.6	V
	Low power mode hysteresis	V <sub>FB</sub> threshold		0.9		
	Burst hysteresis	V <sub>FB</sub> during low power mode	0.13	0.25	0.42	
LOW POWER	MODE					
R <sub>DS(on)</sub>	LPM on resistance	V <sub>LPM</sub> = 1 V	1.0	2.4	3.8	kΩ
I <sub>LPM(leakage)</sub>	LPM leakage/off current	V <sub>FB</sub> = 0.44 V, V <sub>STATUS</sub> = 15 V	-0.1		2.0	μΑ
	ENT SENSE (PCS) <sup>(1)</sup>					
A <sub>PCS(FB)</sub>	Gain, FB = $\Delta V_{FB} / \Delta V_{PCS}$	QR mode		2.5		V/V
(	Shutdown threshold	V <sub>FB</sub> = 2.4 V, V <sub>SS</sub> = 0 V	1.13	1.25	1.38	V
	PCS to output delay time (power limit)	PCS = 1.0 V <sub>PULSE</sub>		175	300	
	PCS to output delay time (over current fault)	PCS = 1.45 V <sub>PULSE</sub>		100	150	ns
	PCS discharge impedance	PCS = 0.1 V, V <sub>SS</sub> = 0 V	25	115	250	Ω
V <sub>PCS(os)</sub>	PCS offset	SS mode, V <sub>SS</sub> ≤ 2.0 V, via FB	0.35	0.40	0.45	V

 $<sup>(1) \</sup>quad \mathsf{R}_{\mathsf{PCST}} \text{ and } \mathsf{C}_{\mathsf{PCST}} \text{ are not connected in the circuit for maximum and minimum duty cycle tests, current sense tests and power limit tests. }$ 



# **ELECTRICAL CHARACTERISTICS (continued)**


VDD = 15 V, 0.1-μF capacitor from VDD to GND, 3.3-nF capacitor from SS to GND charged over 3.5 V, 500- $\Omega$  resistor from VSD to -0.1 V, FB = 4.8 V, LPM = not connected, 1-nF capacitor from GD to GND, PCS = GND,  $T_A = -40$ °C to 105°C, (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Γ (PL) <sup>(2)</sup>		11			
PCS current	I <sub>VSD</sub> = -300 μA	-165	-150	-135	μA
PCS working range	QR mode, peak PCS voltage	0.70	0.81	0.92	V
PL threshold	Peak CS voltage + PCS offset	1.05	1.20	1.37	V
(SS)		•			
Softstart charge current	V <sub>SS</sub> = GND	-8.3	-6.0	-4.5	μA
Softstart discharge current	V <sub>SS</sub> = 0.5 V	2.0	5.0	10	mA
Switching ON threshold	Output switching start	0.8	1.0	1.2	V
TCHING DETECT (VSD)					
Valley switching detect	I <sub>VSD</sub> threshold, GD = HI	-512	-450	-370	μA
VSD voltage at OUT = HIGH	$V_{FB} = 4.8 \text{ V}, V_{SS} = 5.0 \text{ V},$ $I_{VSD(on)}, = -300  \mu\text{A}$	-125		-25	mV
Load overvoltage protection	V <sub>VSD</sub> threshold, GD = LO	3.37	3.75	4.13	V
ROTECTION (TSP) <sup>(3)</sup>		•			
Thermal shutdown (TSP) temperature			140		°C
Thermal shutdown hysteresis			15		٠.
Rise time	10% to 90% of 13 V typical out clamp		50	75	
Fall time			10	20	ns
1	PCS current PCS working range PL threshold (SS) Softstart charge current Softstart discharge current Switching ON threshold FCHING DETECT (VSD) Valley switching detect VSD voltage at OUT = HIGH Load overvoltage protection FOTECTION (TSP)(3) Thermal shutdown (TSP) temperature Thermal shutdown hysteresis	PCS current  PCS working range  PL threshold  Peak CS voltage + PCS offset  (SS)  Softstart charge current  Softstart discharge current  V <sub>SS</sub> = GND  Softstart discharge current  V <sub>SS</sub> = 0.5 V  Switching ON threshold  Output switching start  PCHING DETECT (VSD)  Valley switching detect  V <sub>SD</sub> threshold, GD = HI  VSD voltage at OUT = HIGH  V <sub>SD</sub> threshold, GD = LO  POTECTION (TSP) (3)  Thermal shutdown (TSP) temperature  Thermal shutdown hysteresis  Rise time $10\% \text{ to } 90\% \text{ of } 13 \text{ V typical out clamp}$	PCS current $I_{VSD} = -300  \mu A$ $-165$ PCS working range QR mode, peak PCS voltage 0.70 PL threshold Peak CS voltage + PCS offset 1.05  (SS)  Softstart charge current $V_{SS} = GND$ $-8.3$ Softstart discharge current $V_{SS} = 0.5  V$ 2.0 Switching ON threshold Output switching start 0.8  FCHING DETECT (VSD)  Valley switching detect $I_{VSD}$ threshold, GD = HI $-512$ VSD voltage at OUT = HIGH $V_{VSD}$ threshold, GD = LO 3.37  OTECTION (TSP) <sup>(3)</sup> Thermal shutdown (TSP) temperature Thermal shutdown hysteresis	PCS current $I_{VSD}$ = -300 μA $-165$ -150 PCS working range QR mode, peak PCS voltage 0.70 0.81 PL threshold Peak CS voltage + PCS offset 1.05 1.20 (SS)  Softstart charge current $V_{SS}$ = GND $-8.3$ -6.0 Softstart discharge current $V_{SS}$ = 0.5 V 2.0 5.0 Switching ON threshold Output switching start 0.8 1.0 PCHING DETECT (VSD)  Valley switching detect $I_{VSD}$ threshold, GD = HI $-512$ -450 VSD voltage at OUT = HIGH $I_{VSD}$ threshold, GD = LO 3.37 3.75 (OTECTION (TSP)(3)  Thermal shutdown (TSP) temperature Thermal shutdown hysteresis 15 Rise time 10% to 90% of 13 V typical out clamp 50	F(PL)(2)         PCS current $I_{VSD} = -300  \mu A$ $-165 - 150 - 135$ $-135$ PCS working range         QR mode, peak PCS voltage         0.70 0.81 0.92           PL threshold         Peak CS voltage + PCS offset         1.05 1.20 1.37           (SS)         (SS)           Softstart charge current         V <sub>SS</sub> = GND         -8.3 -6.0 -4.5           Softstart discharge current         V <sub>SS</sub> = 0.5 V         2.0 5.0 10           Switching ON threshold         Output switching start         0.8 1.0 1.2           ICHING DETECT (VSD)           Valley switching detect         I <sub>VSD</sub> threshold, GD = HI         -512 -450 -370           VSD voltage at OUT = HIGH         V <sub>FB</sub> = 4.8 V, V <sub>SS</sub> = 5.0 V, V <sub>SS</sub> = 5.0 V, V <sub>SD</sub> threshold, GD = LO         3.37 3.75 4.13           IOTECTION (TSP)(3)           Thermal shutdown (TSP) temperature         140           Thermal shutdown hysteresis         15           Rise time         10% to 90% of 13 V typical out clamp         50 75

 <sup>(2)</sup> R<sub>PCST</sub> and C<sub>PCST</sub> are not connected in the circuit for maximum and minimum duty cycle tests, current sense tests and power limit tests.
 (3) Specified by design. Not production tested.

www.ti.com


# **OPEN LOOP TEST CIRCUIT**



 R<sub>PCST</sub> and C<sub>PCST</sub> are not connected for maximum and minimum duty cycle tests, current sense tests and power limit tests



# **BLOCK DIAGRAM**






# **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGES	PART NUMBER
-40°C to 105°C	SOIC (D) <sup>(1)</sup>	TPS92010D

(1) SOIC (D) package is available taped and reeled by adding "R" to the above part numbers. Reeled quantities for TPS92010DR is 2,500 devices per reel.

# **DEVICE INFORMATION**



# **PIN FUNCTIONS**

PI	N	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
FB	2	I	Feedback input or control input from the output sensing network to the PWM comparator used to control the peak current in the power MOSFET. An internal $20-k\Omega$ resistor is between this pin and the internal 5-V regulated voltage. The voltage of this pin controls the mode of operation in one of the three modes: quasi resonant (QR), frequency foldback mode (FFM) and low power mode (LPM).
GND	4	_	Ground for internal circuitry. Connect a ceramic 0.1-µF bypass capacitor between VDD and GND, with the capacitor as close to these two pins as possible.
GD	5	0	1-A sink (TrueDrive <sup>™</sup> ) and 0.75-A source gate drive output. This output drives the power MOSFET and switches between GND and the lower of VDD or the 13-V internal output clamp.
LPM	8	0	The low power mode pin is an ACTIVE HIGH open drain signal that indicates the device has entered low power mode. LPM pin is high during UVLO, (VDD < startup threshold), and softstart, (SS < FB).
PCS	3	I	Peak current sense input, also programs power limit and is used to control modulation and activate overcurrent protection. The PCS voltage input originates across a current sense resistor and ground. Power limit is programmed with an effective series resistance between this pin and the current sense resistor.
SS	1	I	Soft-start programming pin. Program the soft-start rate with a capacitor to ground; the rate is determined by the capacitance and the internal soft-start charge current. Placement of the soft-start capacitor is critical and should be placed as close as possible to the SS pin and GND, keeping trace length to a minimum. All faults discharge the SS pin to GND through an internal MOSFET with an $R_{DS(on)}$ of approximately 100 $\Omega$ . The internal modulator comparator reacts to the lowest of the SS voltage, the internal FB voltage and the peak current limit.
VDD	6	I	Provides power to the device. Use a ceramic 0.1-µF by-pass capacitor for high-frequency filtering of the VDD pin, as described in the GND pin description. Operating energy is usually delivered from auxiliary winding. To prevent hiccup operation during start-up, a larger energy storage cap is also needed between VDD and GND.
VSD	7	I	The valley switching detect (VSD) pin senses line, load and resonant conditions using the primary bias winding.



### APPLICATION INFORMATION

# **FUNCTIONAL DESCRIPTION**

The TPS92010 is a multi-mode LED Lighting controller, as illustrated in Figure 1 and Figure 2. The mode of operation depends upon input and dimming conditions. Under all modes of operation, the TPS92010 terminates the GD = HI signal based on the switch current. Thus, the TPS92010 always operates in current mode control so that the power MOSFET current is always limited.




Figure 1. Control Flow Chart

UDG-09136

www.ti.com SLUSA14-DECEMBER 2009




Figure 2. Operation Mode Switching Frequencies

SLUSA14 – DECEMBER 2009 www.ti.com



Under normal operating conditions, the FB pin commands the operating mode of the TPS92010 at the voltage thresholds shown in Figure 3. Soft-start and fault responses are exceptions. During soft-start mode the TPS92010 controls the converter at a fixed constant switching frequency of 40 kHz. The soft-start mode is latched-OFF when  $V_{FB}$  becomes less than  $V_{SS}$  for the first time after UVLO<sub>ON</sub>. The soft-start state cannot be recovered until after passing UVLO<sub>OFF</sub>, and then, UVLO<sub>ON</sub>.




Figure 3. Mode Control with FB Pin Voltage

At normal rated operating loads (from 100% to approximately 30% full rated power) the TPS92010 controls the converter in quasi-resonant mode (QRM) or discontinuous conduction mode (DCM), where DCM operation is at the clamped maximum switching frequency (130 kHz). For loads that are between approximately 30% and 10% full rated power, the converter operates in frequency foldback mode (FFM), where the peak switch current is constant and the output is regulated by modulating the switching frequency for a given and fixed  $V_{\text{IN}}$ . Effectively, operation in FFM results in the application of constant volt-seconds to the flyback transformer each switching cycle. Voltage regulation in FFM is achieved by varying the switching frequency in the range from 130 kHz to 40 kHz. For extremely light loads (below approximately 10% full rated power), the converter is controlled using bursts of 40-kHz pulses. Keep in mind that the aforementioned boundaries of steady-state operation are approximate because they are subject to converter design parameters.

Refer to the typical applications block diagram for the electrical connections to implement the features.

www.ti.com SLUSA14 – DECEMBER 2009

Details of the functional boxes in the Block Diagram are shown in Figure 4, Figure 5, Figure 6 and Figure 7 showing how the TPS92010 executes the command of the FB voltage to have the responses that are shown in Figure 3, Figure 1 and Figure 2. The details of the functional boxes also show the various fault detections and responses that are included in the TPS92010. During all modes of operation, this controller operates in current mode control. This allows the TPS92010 to monitor the FB voltage to determine and respond to the varying load levels.

Quasi-resonant mode and DCM occurs for feedback voltages  $V_{FB}$  between 2.0 V and 4.0 V, respectively. In turn, the PCS voltage is commanded to be between 0.4 V and 0.8 V. A cycle-by-cycle power limit imposes a fixed 0.8-V limit on the PCS voltage. An overcurrent shutdown threshold in the fault logic gives added protection against high-current, slew-rate shorted winding faults, shown in Figure 7. The power limit feature in the QR DETECT circuit of Figure 6 adds an offset to the PCS signal that is proportional to the line voltage. The power limit feature is programmed with  $R_{Pl}$ , as shown in the typical application diagram.




Figure 4. Oscillator Details

Figure 5. Mode Clamp Details

Submit Documentation Feedback






Figure 6. QR Detect Details



SLUSA14-DECEMBER 2009 www.ti.com




Figure 7. Fault Logic Details

# **Quasi-Resonant / DCM Control**

Quasi-resonant (QR) and DCM operation occur for feedback voltages V<sub>FB</sub> between 2.0 V and 4.0 V. In turn, the peak PCS voltage is commanded to be between 0.4 V and 0.8 V. During this control mode, the rising edge of GD always occurs at the valley of the resonant ring after demagnetization. Resonant valley switching is an integral part of QR operation. Resonant valley switching is also imposed if the system operates at the maximum switching frequency clamp. In other words, the frequency varies in DCM operation in order to have the switching event occur on the first resonant valley that occurs after a 7.7-µs (130-kHz) interval. Notice that the PCS pin has an internal dependent current source, ½ ILINF. This current source is part of the cycle-by-cycle power limit function that is discussed in the Protection Features section.

### **Frequency Foldback Mode Control**

Frequency foldback mode uses elements of the FAULT LOGIC, shown in Figure 7 and the mode clamp circuit, shown in Figure 5. At the minimum operating frequency, the internal oscillator sawtooth waveform has a peak of 4.0 V and a valley of 0.1 V. When the FB voltage is between 2.0 V and 1.4 V, the FB CL signal in Figure 5 commands the oscillator in a voltage controlled oscillator (VCO) mode by clamping the peak oscillator voltage. The additional clamps in the OSCILLATOR restrict VCO operation between 40 kHz and 130 kHz. The FB\_CL voltage is reflected to the modulator comparator effectively clamping the reflected PCS command to 0.4 V.

SLUSA14 – DECEMBER 2009 www.ti.com



### **Low Power Mode Control**

Low power mode uses elements of the FAULT LOGIC, shown in Figure 7 and the mode clamps circuit, shown in Figure 5. The OSC\_CL signal clamps the Low Power-mode operating frequency at 40 kHz. Thus, when the FB voltage is between 1.4 V and 0.5 V, the controller is commanding an excess of energy to be transferred to the load which in turn, drives the error higher and FB lower. When FB reaches 0.5 V, GD pulses are terminated and do not resume until FB reaches 0.7 V. In this mode, the converter operates in hysteretic control with the GD pulse terminated at a fixed PCS voltage level of 0.4 V. The power limit offset is turned OFF during Low Power mode and it returns to ON when FB is above 1.4 V, as depicted in Figure 7. H mode reduces the average switching frequency in order to minimize switching losses and increase the efficiency at light load conditions.

### **Fault Logic**

Advanced logic control coordinates the fault detections to provide proper power supply recovery. This provides the conditioning for the thermal protection. Line overvoltage protection and load overvoltage protection are implemented in this block. It prevents operation when the internal reference is below 4.5 V. If a fault is detected in the thermal shutdown, line overvoltage protection, load overvoltage protection, or REF, the TPS92010 undergoes a shutdown/retry cycle.

Refer to the fault logic diagram in Figure 7 and the QR detect diagram in Figure 6 to program line overvoltage protection and load overvoltage protection. To program the load overvoltage protection, select the  $R_{VSD1}-R_{VSD2}$  divider ratio to be 3.75 V at the desired output shut-down voltage. To program line overvoltage protection, select the impedance of the  $R_{VSD1}-R_{VSD2}$  combination to draw 450  $\mu$ A when the  $V_{VSD}$  is 0.45 V during the ON-time of the power MOSFET at the highest allowable input voltage.

### Oscillator

The oscillator, shown in Figure 4, is internally set and trimmed so it is clamped by the circuit in Figure 4 to a nominal 130-kHz maximum operating frequency. It also has a minimum frequency clamp of 40 kHz. If the FB voltage tries to drive operation to less than 40 kHz, the converter operates in low power mode.

### **Low Power**

The LPM pin is an open drain output, as shown in Figure 7. The LPM output goes into the OFF-state when FB falls below 0.5 V and it returns to the ON-state (low impedance to GND) when FB rises above 1.4 V.

# **OPERATING MODE PROGRAMMING**

Boundaries of the operating modes are programmed by the flyback transformer and the four components  $R_{PL}$ ,  $R_{PCS}$ ,  $R_{VSD1}$  and  $R_{VSD2}$ ; shown in Figure 1.

The transformer characteristics that predominantly affect the modes are the magnetizing inductance of the primary and the magnitude of the output voltage, reflected to the primary. To a lesser degree (yet significant), the boundaries are affected by the MOSFET output capacitance and transformer leakage inductance. The design procedure here is to select a magnetizing inductance and a reflected output voltage that operates at the DCM/CCM boundary at maximum load and maximum line. The actual inductance should be noticeably smaller to account for the ring between the magnetizing inductance and the total stray capacitance measured at the drain of the power MOSFET. This programs the QR/DCM boundary of operation. All other mode boundaries are preset with the thresholds in the oscillator and green-mode blocks.

# PROTECTION FEATURES

The TPS92010 has many protection features. Refer to Figures 1, 4, 8, 9 and 10 for detailed block descriptions that show how the features are integrated into the normal control functions.

### Overtemperature

Overtemperature lockout typically occurs when the substrate temperature reaches 140°C. Retry is allowed if the substrate temperature reduces by the hysteresis value. Upon an overtemperature fault, C<sub>SS</sub> on softstart is discharged and LPM is forced to a high impedance.

### **Cycle-by-Cycle Power Limit**

The cycle terminates when the PCS voltage plus the power limit offset exceeds 1.2 V.

4 Submit Documentation Feedback

www.ti.com SLUSA14 – DECEMBER 2009

In order to have power limited over the full line voltage range of the QR Flyback converter, the PCS pin voltage must have a component that is proportional to the primary current plus a component that is proportional to the line voltage due to predictable switching frequency variations due to line voltage. At power limit, the PCS pin voltage plus the internal PCS offset is compared against a constant 1.2-V reference in the PWM comparator. Thus during cycle-by-cycle power limit, the peak PCS voltage is typically 0.8 V.

The current that is sourced from the VSD pin ( $I_{LINE}$ ) is reflected to a dependent current source of ½  $I_{LINE}$ , that is connected to the PCS pin. The power limit function can be programmed by a resistor,  $R_{PL}$ , that is between the PCS pin and the current sense resistor. The current,  $I_{LINE}$ , is proportional to line voltage by the transformer turns ratio  $N_B/N_P$  and resistor  $R_{VSD1}$ . Current  $I_{LINE}$  is programmed to set the line over voltage protection. Resistor  $R_{PL}$  results in the addition of a voltage to the current sense signal that is proportional to the line voltage. The proper amount of additional voltage has the effect of limiting the power on a cycle-by-cycle basis. Note that  $R_{PCS}$ ,  $R_{PL}$ ,  $R_{VSD1}$  and  $R_{VSD2}$  must be adjusted as a set due to the functional interactions.

### **Current Limit**

When the primary current exceeds maximum current level which is indicated by a voltage of 1.25 V at the PCS pin, the device initiates a shutdown. Retry occurs after a UVLO<sub>OFF</sub>/UVLO<sub>ON</sub> cycle.

# **Overvoltage Protection Function**

Input line overvoltage and LED open string protection is programmed with the transformer turn ratios,  $R_{VSD1}$  and  $R_{VSD2}$ . The VSD pin has a 0-V voltage source that can only source current; VSD cannot sink current.

Open String LED protection occurs when the VSD pin is clamped at 0 V. When the bias winding is negative, during GD = HI or portions of the resonant ring, the 0-V voltage source clamps VSD to 0 V and the current that is sourced from the VSD pin is mirrored to the Line\_VSD comparator and the QR detection circuit. The Line\_VSD comparator initiates a shutdown-retry sequence if VSD sources any more than 450  $\mu$ A.


Open String LED protection occurs when the VSD pin voltage is positive. When the bias winding is positive, during demagnetization or portions of the resonant ring, the VSD pin voltage is positive. If the VSD voltage is greater than 3.75 V, the device initiates a shutdown. Retry occurs after a UVLO<sub>OFF</sub>/UVLO<sub>ON</sub> cycle.

### **Undervoltage Lockout**

Protection is provided to guard against operation during unfavorable bias conditions. Undervoltage lockout (UVLO) always monitors VDD to prevent operation below the UVLO threshold.



# TYPICAL CHARACTERISTICS




JUNCTION TEMPERATURE 140 f<sub>SW(max)</sub> - Maximum Switching Frequency - kHz 138 136 134 132 130 128 126 124 122 120 **-40** -15 10 35 60 85 110 135

**SWITCHING FREQUENCY** 

Figure 8.

Figure 9.

 $T_J$  – Junction Temperature – °C



# OVERVOLTAGE PROTECTION THRESHOLD vs TEMPERATURE -375 4 - 400 -4

 $T_J$  – Junction Temperature – °C

Figure 11.

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

10-Dec-2020

### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS92010D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	92010D	Samples
TPS92010DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	92010D	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92010DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2023



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92010DR	SOIC	D	8	2500	340.5	338.1	20.6

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2023

# **TUBE**



# \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS92010D	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated