Dual 5-A High-Speed Low-Side Gate Driver Based on CMOS Input Threshold Logic

Check for Samples: UCC27527, UCC27528

FEATURES

• Industry-Standard Pin Out
• Two Independent Gate-Drive Channels
• 5-A Peak Source and Sink Drive Current
• CMOS Input Logic Threshold (function of supply voltage on VDD pins)
• Hysteresis Logic Thresholds for High Noise Immunity
• Independent Enable Function for Each Output
• Inputs and Enable Pin Voltage Levels Not Restricted by VDD Pin Bias Supply Voltage
• 4.5-V to 18-V Single Supply Range
• Outputs Held Low During VDD UVLO, (ensures glitch-free operation at power-up and power-down)
• Fast Propagation Delays (17-ns typical)
• Fast Rise and Fall Times (7-ns and 6-ns typical)
• 1-ns Typical Delay Matching Between 2-Channels
• Outputs Held in LOW When Inputs Floating
• SOIC-8, and 3-mm x 3-mm WSON-8 Package Options
• Operating Temperature Range of -40°C to 140°C
• -5-V Negative Voltage Handling Capability on Input and Enable Pins

APPLICATIONS

• Switch-Mode Power Supplies
• DC-to-DC Converters
• Motor Control, Solar Power
• Gate Drive for Emerging Wide Band Gap Power Devices such as GaN

DESCRIPTION

The UCC2752x family of devices are dual-channel, high-speed, low-side gate driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x is capable of delivering high-peak current pulses of up to 5-A source and 5-A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay typically 17 ns. In addition, the drivers feature matched internal propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. The input pin thresholds are based on CMOS logic, which is a function of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity. The Enable pins are based on TTL and CMOS compatible logic, independent of VDD supply voltage.

Product Matrix
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONT.)

The UCC27528 is a dual non-inverting driver. UCC27527 features a dual input design which offers flexibility of both inverting (IN- pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN- pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable functions.

For safety purpose, internal pull-up and Pull-down resistors on the input pins of all the devices in UCC2752x family in order to ensure that outputs are held LOW when input pins are in floating condition. UCC27528 features Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active high logic and can be left open for standard operation.

ORDERING INFORMATION(1)(2)

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>OPERATING TEMPERATURE RANGE, (T_A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCC27527</td>
<td>SOIC 8-Pin (D) and WSON 8-pin (DSD)</td>
<td>-40°C to 140°C</td>
</tr>
<tr>
<td>UCC27528</td>
<td>SOIC 8-Pin (D) and WSON 8-pin (DSD)</td>
<td>-40°C to 140°C</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see Package Option Addendum at the end of this document.
(2) All packages use Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations. DSD package is rated MSL level 2.

ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating-free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage range</td>
<td>VDD</td>
<td>-0.3 to 20.0</td>
<td>V</td>
</tr>
<tr>
<td>OUTA, OUTB voltage</td>
<td>DC</td>
<td>-0.3 to VDD + 0.3</td>
<td>V</td>
</tr>
<tr>
<td>Repetitive pulse &lt; 200 ns(3)</td>
<td>-2.0 to VDD + 0.3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>Output continuous source/sink current</td>
<td>I(_{\text{OUT DC}})</td>
<td>0.3</td>
<td>A</td>
</tr>
<tr>
<td>Output pulsed source/sink current (0.5 µs)</td>
<td>I(_{\text{OUT pulsed}})</td>
<td>5</td>
<td>A</td>
</tr>
<tr>
<td>INA, INB, INA+, INA-, INB+, INB- voltage(4)</td>
<td>-6.5 to 20</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>ENA, ENB voltage(4)</td>
<td>-0.3 to 20</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>ESD(5)</td>
<td>Human body model, HBM</td>
<td>4000</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Charge device model, CDM</td>
<td>1000</td>
<td>V</td>
</tr>
<tr>
<td>Operating virtual junction temperature, (T_J) range</td>
<td>-40 to 150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage temperature range, (T_{stg})</td>
<td>-65 to 150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Lead temperature</td>
<td>Soldering, 10 sec.</td>
<td>300</td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td>Reflow</td>
<td>260</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
(3) Values are verified by characterization on bench.
(4) The maximum voltage on the Input and Enable pins is not restricted by the voltage on the VDD pin.
(5) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.
RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage range, VDD</td>
<td>4.5</td>
<td>12</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>Operating junction temperature range</td>
<td>-40</td>
<td>140</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Input voltage, INA, INB, INA+, INA-, INB+, INB-</td>
<td>-5</td>
<td>18</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Enable voltage, ENA and ENB</td>
<td>0</td>
<td>18</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

THERMAL INFORMATION

<table>
<thead>
<tr>
<th>THERMAL METRIC</th>
<th>UCC27527, UCC27528</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>θJA Junction-to-ambient thermal resistance</td>
<td>D</td>
<td>8 PIN</td>
</tr>
<tr>
<td>DSD</td>
<td>128</td>
<td>46.1</td>
</tr>
<tr>
<td>θJCtop Junction-to-case (top) thermal resistance</td>
<td>77.7</td>
<td>50.7</td>
</tr>
<tr>
<td>θJB Junction-to-board thermal resistance</td>
<td>68.5</td>
<td>21.8</td>
</tr>
<tr>
<td>ψJT Junction-to-top characterization parameter</td>
<td>20.7</td>
<td>1.1</td>
</tr>
<tr>
<td>ψJB Junction-to-board characterization parameter</td>
<td>68.0</td>
<td>22.0</td>
</tr>
<tr>
<td>θJCbot Junction-to-case (bottom) thermal resistance</td>
<td>n/a</td>
<td>9.0</td>
</tr>
</tbody>
</table>

(1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(4) The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7).
(5) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA , using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
## ELECTRICAL CHARACTERISTICS

$V_{DD} = 12$ V, $T_A = T_J = -40^\circ$C to $140^\circ$C, 1-µF capacitor from $V_{DD}$ to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITION</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bias Currents</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{DD\text{(off)}}$</td>
<td>Startup current, (based on UCC27524 Input configuration) $V_{DD} = 3.4$ V, $\text{INA}=V_{DD}$, $\text{INB}=V_{DD}$</td>
<td>55</td>
<td>125</td>
<td>225</td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{DD} = 3.4$ V, $\text{INA}=\text{GND}$, $\text{INB}=\text{GND}$</td>
<td>25</td>
<td>125</td>
<td>225</td>
</tr>
<tr>
<td><strong>Under Voltage LockOut (UVLO)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{ON}$</td>
<td>Supply start threshold $T_J = 25^\circ$C</td>
<td>3.91</td>
<td>4.20</td>
<td>4.50</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$T_J = -40^\circ$C to $140^\circ$C</td>
<td>3.75</td>
<td>4.20</td>
<td>4.65</td>
</tr>
<tr>
<td>$V_{OFF}$</td>
<td>Minimum operating voltage after supply start</td>
<td>3.60</td>
<td>3.90</td>
<td>4.40</td>
<td></td>
</tr>
<tr>
<td>$V_{DD_H}$</td>
<td>Supply voltage hysteresis</td>
<td>0.20</td>
<td>0.30</td>
<td>0.50</td>
<td></td>
</tr>
<tr>
<td><strong>Inputs (INA, INB, INA+, INA-, INB+, INB-), UCC2752X (D, DSD)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IN_H}$</td>
<td>Input signal high threshold Output high for non-inverting input pins Output low for inverting input pins</td>
<td>55</td>
<td>70</td>
<td></td>
<td>%$V_{DD}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IN_L}$</td>
<td>Input signal low threshold Output low for non-inverting input pins Output high for inverting input pins</td>
<td>30</td>
<td>38</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IN_HYS}$</td>
<td>Input hysteresis</td>
<td>17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Enable (ENA, ENB) UCC2752X (D, DSD)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{EN_H}$</td>
<td>Enable signal high threshold Output enabled</td>
<td>1.7</td>
<td>1.9</td>
<td>2.1</td>
<td>V</td>
</tr>
<tr>
<td>$V_{EN_L}$</td>
<td>Enable signal low threshold Output disabled</td>
<td>0.95</td>
<td>1.10</td>
<td>1.25</td>
<td></td>
</tr>
<tr>
<td>$V_{EN_HYS}$</td>
<td>Enable hysteresis</td>
<td>0.70</td>
<td>0.80</td>
<td>1.10</td>
<td></td>
</tr>
<tr>
<td><strong>Outputs (OUTA, OUTB)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{SNK/SRC}}$</td>
<td>Sink/source peak current(^{(1)}) $C_{LOAD} = 0.22$ µF, $F_{SW} = 1$ kHz</td>
<td>±5</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>$V_{DD_V_{OH}}$</td>
<td>High output voltage $I_{OUT} = -10$ mA</td>
<td>0.075</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Low output voltage $I_{OUT} = 10$ mA</td>
<td>0.01</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{OH}$</td>
<td>Output pull-up resistance(^{(2)}) $I_{OUT} = -10$ mA</td>
<td>2.5</td>
<td>5</td>
<td>7.5</td>
<td>Ω</td>
</tr>
<tr>
<td>$R_{OL}$</td>
<td>Output pull-down resistance $I_{OUT} = 10$ mA</td>
<td>0.15</td>
<td>0.5</td>
<td>1</td>
<td>Ω</td>
</tr>
<tr>
<td><strong>Switching Time</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_R$</td>
<td>Rise time(^{(3)}) $C_{LOAD} = 1.8$ nF, $V_{DD} = 10$ V</td>
<td>7</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_F$</td>
<td>Fall time(^{(3)}) $C_{LOAD} = 1.8$ nF, $V_{DD} = 10$ V</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_M$</td>
<td>Delay matching between 2 channels INA = INB, OUTA and OUTB at 50% transition point, $V_{DD} = 10$ V</td>
<td>1</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{PW}$</td>
<td>Minimum input pulse width that changes the output state(^{(3)}) $V_{DD} = 10$ V</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{D1}$, $t_{D2}$</td>
<td>Input to output propagation delay(^{(3)}) $C_{LOAD} = 1.8$ nF, 7-V input pulse, $V_{DD} = 10$ V</td>
<td>6</td>
<td>17</td>
<td>26</td>
<td></td>
</tr>
<tr>
<td>$t_{D3}$, $t_{D4}$</td>
<td>EN to output propagation delay(^{(3)}) $C_{LOAD} = 1.8$ nF, 7-V enable pulse, $V_{DD} = 10$ V</td>
<td>6</td>
<td>13</td>
<td>23</td>
<td></td>
</tr>
</tbody>
</table>

\(^{(1)}\) Ensured by design.

\(^{(2)}\) $R_{OH}$ represents on-resistance of only the P-Channel MOSFET device in pull-up structure of UCC2752X output stage.

\(^{(3)}\) See timing diagrams in Figure 1, Figure 2, Figure 3 and Figure 4.
Timing Diagrams

Figure 1. Enable Function
(for non-inverting input driver operation)

Figure 2. Enable Function
(for inverting input driver operation)

Figure 3. Non-Inverting Input Driver Operation

Figure 4. Inverting Input Driver Operation
### DEVICE INFORMATION

![Device Diagram](image-url)

**Figure 5.**

#### TERMINAL FUNCTIONS (UCC27527)

<table>
<thead>
<tr>
<th>TERMINAL NUMBER</th>
<th>I/O</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I</td>
<td>INA-</td>
<td>Inverting Input to Channel A: when Channel A is used in Non-Inverting configuration connect INA- to GND in order to Enable Channel A output, OUTA held LOW if INA- is unbiased or floating.</td>
</tr>
<tr>
<td>2</td>
<td>I</td>
<td>INB-</td>
<td>Inverting Input to Channel B: when Channel B is used in Non-Inverting configuration connect INB- to GND in order to Enable Channel B output, OUTB held LOW if INB- is unbiased or floating.</td>
</tr>
<tr>
<td>3</td>
<td>-</td>
<td>GND</td>
<td>Ground: All signals referenced to this pin.</td>
</tr>
<tr>
<td>4</td>
<td>I</td>
<td>OUTB</td>
<td>Output of Channel B</td>
</tr>
<tr>
<td>5</td>
<td>O</td>
<td>VDD</td>
<td>Bias Supply Input</td>
</tr>
<tr>
<td>6</td>
<td>I</td>
<td>OUTA</td>
<td>Output of Channel A</td>
</tr>
<tr>
<td>7</td>
<td>O</td>
<td>INB+</td>
<td>Non-Inverting Input to Channel B: When Channel B is used in Inverting configuration connect INB+ to VDD in order to Enable Channel B output, OUTB held LOW if INB+ is unbiased or floating.</td>
</tr>
<tr>
<td>8</td>
<td>I</td>
<td>INA+</td>
<td>Non-Inverting Input to Channel A: When Channel A is used in Inverting configuration connect INA+ to VDD in order to Enable Channel A output, OUTA held LOW if INA+ is unbiased or floating.</td>
</tr>
</tbody>
</table>

#### TERMINAL FUNCTIONS (UCC27528)

<table>
<thead>
<tr>
<th>TERMINAL NUMBER</th>
<th>I/O</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I</td>
<td>ENA</td>
<td>Enable input for Channel A: ENA biased LOW Disables Channel A output regardless of INA state, ENA biased HIGH or floating Enables Channel A output, ENA allowed to float.</td>
</tr>
<tr>
<td>2</td>
<td>I</td>
<td>INA</td>
<td>Input to Channel A: Non-Inverting Input in UCC27528, OUTA held LOW if INA is unbiased or floating.</td>
</tr>
<tr>
<td>3</td>
<td>-</td>
<td>GND</td>
<td>Ground: All signals referenced to this pin.</td>
</tr>
<tr>
<td>4</td>
<td>I</td>
<td>INB</td>
<td>Input to Channel B: Non-Inverting Input in UCC27528, OUTB held LOW if INB is unbiased or floating.</td>
</tr>
<tr>
<td>5</td>
<td>O</td>
<td>OUTB</td>
<td>Output of Channel B</td>
</tr>
<tr>
<td>6</td>
<td>I</td>
<td>VDD</td>
<td>Bias supply input</td>
</tr>
<tr>
<td>7</td>
<td>O</td>
<td>OUTA</td>
<td>Output of Channel A</td>
</tr>
<tr>
<td>8</td>
<td>I</td>
<td>ENB</td>
<td>Enable input for Channel B: ENB biased LOW Disables Channel B output regardless of INB state, ENB biased HIGH or floating Enables Channel B output, ENB allowed to float.</td>
</tr>
</tbody>
</table>
### Table 1. Device Logic Table (UCC27528)

<table>
<thead>
<tr>
<th>ENA</th>
<th>ENB</th>
<th>INA</th>
<th>INB</th>
<th>OUTA</th>
<th>OUTB</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>Any</td>
<td>Any</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Any</td>
<td>Any</td>
<td>x(1)</td>
<td>x(1)</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>x(1)</td>
<td>x(1)</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>x(1)</td>
<td>x(1)</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>x(1)</td>
<td>x(1)</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>x(1)</td>
<td>x(1)</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

(1) Floating condition.

### Table 2. Device Logic Table (UCC27527)

<table>
<thead>
<tr>
<th>INx+ (x = A or B)</th>
<th>INx- (x = A or B)</th>
<th>OUTx (x = A or B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>x(1)</td>
<td>Any</td>
<td>L</td>
</tr>
<tr>
<td>Any</td>
<td>x(1)</td>
<td>L</td>
</tr>
</tbody>
</table>

(1) x = Floating condition.
Functional Block Diagrams

Figure 6. UCC27524 Block Diagram

Figure 7. UCC27527 Block Diagram
TYPICAL CHARACTERISTICS

START-UP CURRENT vs TEMPERATURE

Operating Supply Current (mA)

Temperature (°C)

Temperature (°C)

-50 0 50 100 150

0.10
0.12
0.14
0.16
0.18

-50 0 50 100 150

0.10
0.12
0.14
0.16
0.18

VDD=3.4V

VDD=12V

INA/INB=VDD

INA/INB=GND

IN=Low/High

Figure 8.

OPERATING SUPPLY CURRENT vs TEMPERATURE (Outputs switching)

IDD (mA)

Temperature (°C)

Temperature (°C)

-50 0 50 100 150

6

7

8

9

10

VDD=12V

C_L=500pF

f_{SW}=500kHz

Both Channel Switching

EN High Threshold

EN Low Threshold

Figure 9.

SUPPLY CURRENT vs TEMPERATURE (Outputs in DC on/off condition)

Operating Supply Current (mA)

Temperature (°C)

Temperature (°C)

-50 0 50 100 150

0.3

0.4

0.5

0.6

0.7

0.8

VDD=12V

VDD=12V

INA/INB=GND

INA/INB=VDD

Figure 10.

UVLO THRESHOLD vs TEMPERATURE

UVLO Threshold (V)

Temperature (°C)

Temperature (°C)

-50 0 50 100 150

3.8

4

4.2

4.4

4.6

4.8

UVLO Rising

UVLO Falling

VDD=12V

VDD=12V

Figure 11.

INPUT THRESHOLD vs TEMPERATURE

Input Threshold (V)

Temperature (°C)

Temperature (°C)

-50 0 50 100 150

4

4.6

5.2

5.8

6.4

7

7.6

Input High Threshold

Input Low Threshold

VDD=12V

VDD=12V

Figure 12.

ENABLE THRESHOLD vs TEMPERATURE

Enable Threshold (V)

Temperature (°C)

Temperature (°C)

-50 0 50 100 150

1

1.4

1.8

2.2

EN High Threshold

EN Low Threshold

VDD=12V

VDD=12V

Figure 13.
TYPICAL CHARACTERISTICS (continued)

OUTPUT PULL-UP RESISTANCE vs TEMPERATURE

![Graph of Output Pull-Up Resistance vs Temperature](image1)

OUTPUT PULL-DOWN RESISTANCE vs TEMPERATURE

![Graph of Output Pull-Down Resistance vs Temperature](image2)

RISE TIME vs TEMPERATURE

![Graph of Rise Time vs Temperature](image3)

FALL TIME vs TEMPERATURE

![Graph of Fall Time vs Temperature](image4)

INPUT TO OUTPUT PROPAGATION DELAY vs TEMPERATURE

![Graph of Input Propagation Delay vs Temperature](image5)

EN TO OUTPUT PROPAGATION DELAY vs TEMPERATURE

![Graph of Enable Propagation Delay vs Temperature](image6)
TYPICAL CHARACTERISTICS (continued)

- Operating Supply Current vs Frequency
- Propagation Delays vs Supply Voltage
- Rise Time vs Supply Voltage
- Fall Time vs Supply Voltage
- Enable Threshold vs Temperature

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.
APPLICATION INFORMATION

High-current gate-driver devices are required in switching power applications for a variety of reasons. In order to effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver device can be employed between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate driver devices are indispensable when sometimes it is just not feasible to have the PWM controller device directly drive the gates of the switching devices. With advent of digital power, this situation will be often encountered since the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch. A level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power since they lack level-shifting capability. Gate driver devices effectively combine both the level-shifting and buffer drive functions. Gate driver devices also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controller devices by moving gate charge power losses into itself. In summary Gate-driver devices are an extremely important component in switching power combining benefits of high performance, low cost, component count, board-space reduction and simplified system design.

Figure 25. UCC2752x Typical Application Diagram (x = 8)
Figure 26. UCC27527 Channel A in Inverting and Channel B in Non-Inverting Configuration, (enable function not used)

Figure 27. UCC27527 Channel A in Inverting and Channel B in Non-Inverting Configuration, (enable function implemented)
Introduction

The UCC2752x family of products represent Texas Instruments’ latest generation of dual-channel, low-side high-speed gate driver devices featuring 5-A source/sink current capability, industry best-in-class switching characteristics and a host of other features listed in table below all of which combine to guarantee efficient, robust and reliable operation in high-frequency switching power circuits.

Table 3. UCC27527 and UCC27528 Features and Benefits

<table>
<thead>
<tr>
<th>FEATURE</th>
<th>BENEFIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Best-in-class 13-ns (typ) propagation delay</td>
<td>Extremely low pulse transmission distortion</td>
</tr>
<tr>
<td>1-ns (typ) delay matching between channels</td>
<td>Ease of paralleling outputs for higher (2x) current capability, ease of driving parallel power switches</td>
</tr>
<tr>
<td>Expanded VDD Operating range of 4.5 V to 18 V</td>
<td>Flexibility in system design</td>
</tr>
<tr>
<td>Expanded operating temperature range of -40°C to 140°C (See ELECTRICAL CHARACTERISTICS table)</td>
<td></td>
</tr>
<tr>
<td>VDD UVLO Protection</td>
<td>Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down</td>
</tr>
<tr>
<td>Outputs held Low when input pins (INx) in floating condition</td>
<td>Safety feature, especially useful in passing abnormal condition tests during safety certification</td>
</tr>
<tr>
<td>Outputs enabled when enable pins (ENx) in floating condition</td>
<td>Pin-to-pin compatibility with UCC2732X family of products from TI, in designs where pin #1, 8 are in floating condition</td>
</tr>
<tr>
<td>CMOS input threshold logic</td>
<td>Enhanced noise immunity, higher threshold level and wider hysteresis which is a function of VDD supply voltage and ability to employ RCD delay circuits on input pins.</td>
</tr>
<tr>
<td>Ability of input and enable pins to handle voltage levels not restricted by VDD pin bias voltage</td>
<td>System simplification, especially related to auxiliary bias supply architecture</td>
</tr>
</tbody>
</table>
VDD and Under Voltage Lockout

The UCC2752x devices have internal under voltage lockout (UVLO) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output LOW, regardless of the status of the inputs. The UVLO is typically 4.25 V with 350-mV typical hysteresis. This hysteresis helps prevent chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in $I_{DD}$. The capability to operate at low voltage levels such as below 5 V, along with best in class switching characteristics, is especially suited for driving emerging GaN power semiconductor devices.

For example, at power-up, the UCC2752x driver-device output remains LOW until the $V_{DD}$ voltage reaches the UVLO threshold if Enable pin is active or floating. The magnitude of the OUT signal rises with $V_{DD}$ until steady-state $V_{DD}$ is reached. The non-inverting operation in Figure 28 shows that the output remains LOW until the UVLO threshold is reached, and then the output is in-phase with the input. The inverting operation in Figure 29 shows that the output remains LOW until the UVLO threshold is reached, and then the output is out-phase with the input. With UCC27527 the output turns to high state only if INX+ is high and INX- is low after the UVLO threshold is reached.

Since the device draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1-$\mu$F ceramic capacitor should be located as close as possible to the VDD to GND pins of the gate-driver device. In addition, a larger capacitor (such as 1-$\mu$F) with relatively low ESR should be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels and switching frequencies in the application.

**Figure 28. Power-Up Non-Inverting Driver**

**Figure 29. Power-Up Inverting Driver**

Operating Supply Current

The UCC2752x products feature very low quiescent $I_{DD}$ currents. The typical operating supply current in Under Voltage Lock-Out (UVLO) state and fully-on state (under static and switching conditions) are summarized in Figure 8, Figure 9 and Figure 10. The $I_{DD}$ current when the device is fully on and outputs are in a static state (DC high or DC low, refer Figure 9) represents lowest quiescent $I_{DD}$ current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent $I_{DD}$ current, the average $I_{OUT}$ current due to switching and finally any current related to pull-up resistors on the enable pins and inverting input pins. For example when the inverting input pins are pulled low additional current is drawn from VDD supply through the pull-up resistors (refer to Figure 6 though Figure 7). Knowing the operating frequency ($f_{SW}$) and the MOSFET gate ($Q_G$) charge at the drive voltage being used, the average $I_{OUT}$ current can be calculated as product of $Q_G$ and $f_{SW}$.

A complete characterization of the $I_{DD}$ current as a function of switching frequency at different $V_{DD}$ bias voltages under 1.8-nF switching load in both channels is provided in Figure 20. The strikingly linear variation and close correlation with theoretical value of average $I_{OUT}$ indicates negligible shoot-through inside the gate-driver device attesting to its high-speed characteristics.
**Input Stage**

The Input pins of UCC2752X gate driver devices are based on what is known as CMOS input threshold logic. In CMOS input threshold logic the threshold voltage level is a function of the bias voltage on the VDD pin of the device. The typical high threshold is 55% of VDD supply voltage and the typical low threshold is 38% of VDD supply voltage. There is built in hysteresis which is typically 17% of VDD supply voltage.

In most applications, the absolute value of the threshold voltage offered by the CMOS logic will be higher (e.g. $V_{INH} = 5.5 \text{ V}$ if $V_{DD} = 10 \text{ V}$) than what is offered by the more common TTL and CMOS compatible input threshold logic where $V_{INH}$ is typically less than 3 V). The same is true of the input threshold hysteresis parameter as well. This offers the following benefits:

- Better noise immunity which is desirable in high power systems.
- Ability to accept slow dV/dt input signals, which allows designers to use RCD circuits on the input pin to program propagation delays in the application, as shown below:

![Figure 30. Using RCD Circuits](image)

\[
t_{del} = -R_{del}C_{del} \times \ln \left( \frac{V_L - V_{IN_H}}{V_H - V_L} + 1 \right)
\]

The UCC2752x devices feature an important safety feature, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using VDD pull-up resistors on all the inverting inputs (INA-, INB- in UCC27527) or GND pull-down resistors on all the non-inverting input pins (INA, INB in UCC27528 and INA+, INB+ in UCC27527), as shown in the device's block diagrams.

While UCC27528 features one input pin per channel, the UCC27527 features a dual input configuration with two input pins available to control the output state of each channel. With the UCC27527 device the user has the flexibility to drive each channel using either a non-inverting input pin (INx+) or an inverting input pin (INx-). The state of the output pin is dependent on the bias on both the INx+ and INx- pins (where $x = A, B$). Once an input pin has been chosen to drive a channel, the other input pin of that channel (the *unused* Input pin) must be properly biased in order to enable the output of the channel. The *unused* input pin cannot remain in a floating condition because, as mentioned earlier, whenever any input pin is left in a floating condition, the output of that channel is disabled using the internal pull-up and down resistors for safety purposes. Alternatively, the *unused* input pin can effectively be used to implement an enable and disable function, as explained below.

- In order to drive the channel “x” ($x = A$ or $B$) in a non-inverting configuration, apply the PWM control input signal to INx+ pin. In this case, the *unused* input pin, INx-, must be biased low (e.g. tied to GND) in order to enable the output of this channel.
  - Alternately, the INx- pin can be used to implement the enable and disable function using an external logic signal. OUTx is disabled when INx- is biased high and OUTx is enabled when INx- is biased low.
- In order to drive the channel “X” ($x = A$ or $B$) in an inverting configuration, apply the PWM control input signal to INX- pin. In this case, the *unused* input pin, INX+, must be biased high (e.g. tied to VDD) in order to enable the output of the channel.
  - Alternately, the INX+ pin can be used to implement the enable and disable function using an external logic signal. OUTX is disabled when INX+ is biased low and OUTX is enabled when INX+ is biased high.
- Finally, it is worth noting that the UCC27527 output pin can be driven into high state ONLY when INX+ pin is biased high AND INX- input is biased low.

Refer to the input and output logic truth table and typical application diagram for additional clarification.
Enable Function

The enable function is an extremely beneficial feature in gate driver devices especially for certain applications such as synchronous rectification where the driver outputs can be disabled in light-load conditions to prevent negative current circulation and to improve light-load efficiency.

UCC27528 device is provided with independent enable pins ENx for exclusive control of each driver channel operation. The enable pins are based on a non-inverting configuration (active high operation). Thus when ENx pins are driven high the drivers are enabled and when ENx pins are driven low the drivers are disabled. Like the input pins, the enable pins are also based on a TTL/CMOS compatible input threshold logic that is independent of the supply voltage and can be effectively controlled using logic signals from 3.3-V and 5-V microcontrollers. The UCC2752X devices also feature tight control of the Enable function threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 13). The ENx pins are internally pulled up to VDD using pull-up resistors as a result of which the outputs of the device are enabled in the default state. Hence the ENx pins can be left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Essentially, this allows the UCC27528 device to be pin-to-pin compatible with TI’s previous generation drivers UCC27323/4/5 respectively, where pins #1, 8 are N/C pins. If the channel A and Channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB should be connected and driven together.

The UCC27527 device does not feature dedicated enable pins. However, as mentioned earlier, an enable/disable function can be easily implemented in UCC27527 using the unused input pin. When INx+ is pulled-down to GND or INx- is pulled-down to VDD, the output is disabled. Thus INx+ pin can be used like an enable pin that is based on active high logic, while INx- can be used like an enable pin that is based on active low logic. It is important to note that while the ENA, ENB pins in the UCC27528 are allowed to be in floating condition during standard operation and the outputs will be enabled, the INx+, INx- pins in UCC27527 are not allowed to be floating since this will disable the outputs.
Output Stage

The UCC2752x device output stage features a unique architecture on the pull-up structure which delivers the highest peak Source current when it is most needed during the Miller plateau region of the power switch turn-on transition (when the power switch drain/collector voltage experiences dV/dt). The output stage pull-up structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turn-on. This is accomplished by briefly turning-on on the N-Channel MOSFET during a narrow instant when the output is changing state from Low to High.

![Figure 31. UCC2752X Gate Driver Output Structure](image)

The $R_{OH}$ parameter (see ELECTRICAL CHARACTERISTICS) is a DC measurement and it is representative of the on-resistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned-on only for a narrow instant when output changes state from low to high. Thus it should be noted that effective resistance of UCC2752x pull-up stage during turn-on instant is much lower than what is represented by $R_{OH}$ parameter.

The pull-down structure in UCC2752x is simply composed of a N-Channel MOSFET. The $R_{OL}$ parameter (see ELECTRICAL CHARACTERISTICS), which is also a DC measurement, is representative of the impedance of the pull-down stage in the device. In UCC2752x, the effective resistance of the hybrid pull-up structure during turn-on is estimated to be approximately $1.5 \times R_{OL}$, estimated based on design considerations.

Each output stage in UCC2752x is capable of supplying 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS output stage which delivers very low drop-out. The presence of the MOSFET body diodes also offers low impedance to switching overshoots and undershoots. This means that in many cases, external Schottky diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

The UCC2752x devices are particularly suited for dual-polarity, symmetrical drive gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This is due to the extremely low drop-out offered by the MOS output stage of these devices, both during high ($V_{OH}$) and low ($V_{OL}$) states along with the low impedance of the driver output stage, all of which allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure accurate reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.
Low Propagation Delays and Tightly Matched Outputs

The UCC2752x driver devices offer a very low propagation delay of 17-ns (typical) between input and output which offers lowest level of pulse transmission distortion available in the industry for high-frequency switching applications. For example in synchronous rectifier applications, the SR MOSFETs can be driven with very low distortion when a single driver device is used to drive both the SR MOSFETs. Further, the driver devices also feature an extremely accurate, 1-ns (typ) matched internal propagation delays between the two channels which is beneficial for applications requiring dual gate drives with critical timing. For example in a PFC application, a pair of paralleled MOSFETs may be driven independently using each output channel, which the inputs of both channels are driven by a common control signal from the PFC controller device. In this case the 1-ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion with the minimum of turn-on delay difference.

Since the CMOS input threshold of UCC27528 allows the use of slow dV/dt input signals, when paralleling outputs for obtaining higher peak output current capability, it is recommended to connect external gate resistors directly to the output pins to avoid shoot-through current conduction between the 2 channels, as shown in Figure 32. While the two channels are inherently very well matched (4-ns Max propagation delay), it should be noted that there may be differences in the input threshold voltage level between the two channels or differences in the input signals which can cause the delay between the two outputs.

![Figure 32. Slow Input Signal May Cause Shoot-Through Between Channels During Paralleling](image-url)
Drive Current and Power Dissipation

The UCC27527 and UCC27528 family of drivers are capable of delivering 5-A of current to a MOSFET gate for a period of several hundred nanoseconds at VDD = 12 V. High peak current is required to turn the device ON quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground. This repeats at the operating frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

• Gate charge required of the power MOSFET (usually a function of the drive voltage $V_{GS}$, which is very close to input bias supply voltage $V_{DD}$ due to low $V_{OH}$ drop-out)
• Switching frequency
• Use of external gate resistors

Since UCC2752x features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver can be safely assumed to be negligible.

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E_G = \frac{1}{2} C_{LOAD} V_{DD}^2$$

where is load capacitor and is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by the following:

$$P_G = C_{LOAD} V_{DD}^2 f_{SW}$$

where $f_{SW}$ is the switching frequency.

With $V_{DD} = 12 \text{ V}$, $C_{LOAD} = 10 \text{ nF}$ and $f_{SW} = 300 \text{ kHz}$ the power loss can be calculated as:

$$P_G = 10 \text{nF} \times 12 \text{V}^2 \times 300\text{kHz} = 0.432 \text{W}$$
The switching load presented by a power MOSFET can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge \( Q_g \), one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence \( Q_g = C_{LOAD} V_{DD} \) to provide the following equation for power:

\[
P_G = C_{LOAD} V_{DD} f_{SW} = Q_g V_{DD} f_{SW}
\] (5)

Assuming that UCC2752x is driving power MOSFET with 60 nC of gate charge (\( Q_g = 60 \, \text{nC at } V_{DD} = 12 \, \text{V} \)) on each output, the gate charge related power loss can be calculated as:

\[
P_G = 2 \times 60 \, \text{nC} \times 12 \, \text{V} \times 300 \, \text{kHz} = 0.432 \, \text{W}
\] (6)

This power \( P_G \) is dissipated in the resistive elements of the circuit when the MOSFET is being turned-on or off. Half of the total power is dissipated when the load capacitor is charged during turn-on, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

\[
P_{SW} = Q_g \times V_{DD} \times f_{SW} \times \left( \frac{R_{OFF}}{R_{OFF} + R_{GATE}} + \frac{R_{ON}}{R_{ON} + R_{GATE}} \right)
\] (7)

where \( R_{OFF} = R_{OL} \) and \( R_{ON} \) (effective resistance of pull-up structure) = 1.5 \( \times \) \( R_{OL} \).

In addition to the above gate charge related power dissipation, additional dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pull-up and pull-down resistors), enable, and UVLO sections. Referring to the Figure 9 it can be seen that the quiescent current is less than 0.6 mA even in the highest case. The quiescent power dissipation can be simply calculated as:

\[
P_Q = I_{DD} V_{DD}
\] (8)

Assuming \( I_{DD} = 6 \, \text{mA} \), the power loss is:

\[
P_Q = 0.6 \, \text{mA} \times 12 \, \text{V} = 7.2 \, \text{mW}
\] (9)

Clearly, this is insignificant compared to gate charge related power dissipation calculated earlier.

With a 12-V supply, the bias current can be estimated as follows, with an additional 0.6-mA overhead for the quiescent consumption:

\[
l_{DD} = \frac{P_g}{V_{DD}} = \frac{0.432 \, \text{W}}{12 \, \text{V}} = 0.036 \, \text{A}
\] (10)
Thermal Information

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCC27527 and UCC27528 family of drivers is available in two different packages to cover a range of application requirements. The thermal metrics for each of these packages are summarized in the Thermal Information section of the datasheet. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled, "IC Package Thermal Metrics" (Texas Instrument's Literature Number SPRA953A).

Among the different package options available in the UCC2752x family, of particular mention is the DSD package when it comes to power dissipation capability. The 3-mm x 3-mm WSON (DSD) package offer a means of removing the heat from the semiconductor junction through the exposed thermal pad at the base of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over that available in the D package. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the WSON-8 package is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate of the device which is the ground of the device. It is recommended to externally connect the exposed pads to GND in PCB layout for better EMI immunity.
PCB Layout

Proper PCB layout is extremely important in a high current, fast switching circuit to provide appropriate device operation and design robustness. The UCC27527 and UCC27528 family of gate drivers incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (5-A peak current is at VDD = 12 V). Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the Output pins and the Gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD during turn-on of power MOSFET. The use of low inductance SMD components such as chip resistors and chip capacitors is highly recommended.
- The turn-on and turn-off current loop paths (driver device, power MOSFET and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established in these loops at 2 instances – during turn-on and turn-off transients, which will induce significant voltage transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible parallel the source and return traces, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power MOSFET, ground of PWM controller etc at one, single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well
- In noisy environments, it may be necessary to tie inputs of an unused channel of UCC27527 to VDD (in case of INx+) or GND (in case of INx-) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output.

REVISION HISTORY

<table>
<thead>
<tr>
<th>Changes from Original (December 2012) to Revision A</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed marketing status from Product Preview to Final.</td>
<td>1</td>
</tr>
<tr>
<td>Changed ENA, ENB voltage from (-6.5 V to 20) to (-0.3 to 20).</td>
<td>2</td>
</tr>
<tr>
<td>Changed Enable voltage, ENA and ENB min value from -5 V to 0 V.</td>
<td>3</td>
</tr>
</tbody>
</table>
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCC27527DSDR</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 140</td>
<td>27527</td>
<td></td>
</tr>
<tr>
<td>UCC27527DSDT</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 140</td>
<td>27527</td>
<td></td>
</tr>
<tr>
<td>UCC27528D</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 140</td>
<td>27528</td>
<td></td>
</tr>
<tr>
<td>UCC27528DR</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 140</td>
<td>27528</td>
<td></td>
</tr>
<tr>
<td>UCC27528DSDR</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 140</td>
<td>27528</td>
<td></td>
</tr>
<tr>
<td>UCC27528DSDT</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 140</td>
<td>27528</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **Eco Plan:** The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms “Lead-Free” or “Pb-Free” mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) **MSL, Peak Temp.** – The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
# TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

![Reel Dimensions Diagram]

**TAPE DIMENSIONS**

![Tape Dimensions Diagram]

**Quadrant Assignments for Pin 1 Orientation in Tape**

![Quadrant Assignments Diagram]

*All dimensions are nominal.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCC27527DSDR</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>3000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>UCC27527DSDT</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>UCC27528DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>UCC27528DSDR</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>3000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>UCC27528DSDT</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>
# TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCC27527DSDR</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>3000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>UCC27527DSDT</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>250</td>
<td>552.0</td>
<td>185.0</td>
<td>36.0</td>
</tr>
<tr>
<td>UCC27528DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>UCC27528DSDR</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>3000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>UCC27528DSDT</td>
<td>SON</td>
<td>DSD</td>
<td>8</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.

4. This dimension does not include interlead flash.

5. Reference JEDEC registration MS-012, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Small Outline No-Lead (SON) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![Exposed Thermal Pad Dimensions](image)

**NOTE:**
A. All linear dimensions are in millimeters.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated