









TL7700

SLVS220G -JULY 1999-REVISED AUGUST 2016

TL7700 Supply-Voltage Supervisor

1 Features

- Adjustable Sense Voltage With Two External Resistors
- 1.0% Sense Voltage Tolerance (25°C)
- Adjustable Hysteresis of Sense Voltage
- Wide Operating Supply-Voltage Range: 1.8 V to 40 V
- Wide Operating Temperature Range: -40°C to 85°C
- Low Power Consumption:
 I_{CC} = 0.6 mA Typical, V_{CC} = 40 V

2 Applications

- Digital Signal Processors (DSPs)
- Microcontrollers (MCUs)
- FPGAs, ASICs
- · Notebooks, Desktop Computers
- Set-Top Boxes
- Industrial Control Systems

3 Description

The TL7700 is a bipolar integrated circuit designed for use as a reset controller in microcomputer and microprocessor systems. The SENSE voltage can be set to any value greater than 0.5 V using two external resistors.


Circuit function is very stable, with supply voltage in the 1.8-V to 40-V range. Minimum supply current allows use with ac line operation, portable battery operation, and automotive applications. The TL7700 device is designed for operation from -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL7700DGK	VSSOP (8)	3.00 mm × 3.00 mm
TL7700P	PDIP (8)	9.81 mm × 6.35 mm
TL7700PS	SO (8)	6.20 mm × 5.30 mm
TL7700PW	TSSOP (8)	3.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1		8.3 Feature Description	
2	Applications 1	_	8.4 Device Functional Modes	
3	Description 1	9	Application and Implementation	13
4	Revision History2		9.1 Application Information	. 13
5	Pin Configuration and Functions3		9.2 Typical Application	13
6	Specifications	10	Power Supply Recommendations	15
	6.1 Absolute Maximum Ratings 4	11	Layout	15
	6.2 ESD Ratings		11.1 Layout Guidelines	. 15
	6.3 Recommended Operating Conditions		11.2 Layout Example	. 15
	6.4 Thermal Information	12	Device and Documentation Support	16
	6.5 Electrical Characteristics5		12.1 Receiving Notification of Documentation Updates	. 16
	6.6 Switching Characteristics5		12.2 Community Resource	. 16
	6.7 Typical Characteristics 6		12.3 Trademarks	16
7	Parameter Measurement Information 8		12.4 Electrostatic Discharge Caution	. 16
8	Detailed Description		12.5 Glossary	16
_	8.1 Overview 10 8.2 Functional Block Diagram 10	13	Mechanical, Packaging, and Orderable Information	16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (August 2011) to Revision G


Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Deleted Ordering Information table, see POA at the end of the data sheet
 Changed values in the Thermal Information table to align with JEDEC standards


Submit Documentation Feedback



5 Pin Configuration and Functions



P, PS, or PW Package 8-Pin PDIP, SO, TSSOP Top View



NC - No internal connection

Pin Functions

	PIN			
NAME	PDIP, SO, TSSOP	VSSOP	1/0	DESCRIPTION
СТ	1	3	I/O	Timing capacitor connection. This terminal sets the RESET output pulse duration (t_{po}). It is connected internally to a 15-µA constant-current source. There is a limit on the switching speed of internal elements; even if CT is set to 0, response speeds remain at approximately 5 to 10 µs. If CT is open, the device can be used as an adjustable-threshold noninverting comparator. If CT is low, the internal output-stage comparator is active, and the RESET output transistor is on. An external voltage must not be applied to this terminal due to the internal structure of the device. Therefore, drive the device using an open-collector transistor, FET, or 3-state buffer (in the low-level or high-impedance state).
GND	4	5	_	Ground Keep this terminal as low impedance as possible to reduce circuit noise.
NC	3, 6, 7	2, 6, 7	_	No internal connection
RESET	8	1	0	Reset output This terminal can be connected directly to a system that resets in the active-low state. A pullup resistor usually is required because the output is an npn open-collector transistor. An additional transistor should be connected when the active-high reset or higher output current is required.
SENSE	2	4	I	Voltage sense This terminal has a threshold level of 500 mV. The sense voltage and hysteresis can be set at the same time when the two voltage-dividing resistors are connected. The reference voltage is temperature compensated to inhibit temperature drift in the threshold voltage within the operating temperature range.
V _{CC}	5	8	_	Power supply This terminal is used in an operating-voltage range of 1.8 V to 40 V.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage (2)		41	V
V_s	Sense input voltage	-0.3	41	V
V_{OH}	Output voltage (off state)		41	V
I_{OL}	Output current (on state)		5	mA
T_{J}	Operating virtual-junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	1.8	40	٧
I_{OL}	Low-level output current		3	mA
T_A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	P (PDIP)	PS (SO)	PW (TSSOP)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	173.8	57.6	112.5	172.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.1	47.4	64.2	56.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	93.9	34.7	61.6	101.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.5	25	25.1	5.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	92.5	34.6	60.7	99.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltage values are with respect to the network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 $V_{CC} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
V	CENCE input voltage		25°C	495	500	505	m\/
Vs	SENSE input voltage		-40°C to 85°C	490		510	mV
	CENCE input ourrent	V 0.4.V	25°C	2	2.5	3	
IS	I _s SENSE input current	$V_{s} = 0.4 \text{ V}$	-40°C to 85°C	1.5		3.5	μA
I_{CC}	Supply current	$V_{CC} = 40 \text{ V}, V_{s} = 0.6 \text{ V}, \text{ No load}$	25°C		0.6	1	mA
\/	Low-level output voltage	I _{OL} = 1.5 mA	25°C			0.4	V
V _{OL}	Low-level output voltage	$I_{OL} = 3 \text{ mA}$	25°C			0.8	V
I _{OH}	High-level output current	$V_{OH} = 40 \text{ V}, V_{S} = 0.6 \text{ V}$	-40°C to 85°C			1	μΑ
I_{CT}	Timing-capacitor charge current	V _s = 0.6 V	25°C	11	15	19	μΑ

6.6 Switching Characteristics


 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pi}	SENSE pulse duration	C _T = 0.01 μF (See Figure 17)	2			μs
t _{po}	Output pulse duration	$C_T = 0.01 \mu\text{F} \text{ (See Figure 17)}$	0.5	1	1.5	ms
t _r	Output rise time	C_T = 0.01 µF, R_L = 2.2 k Ω , C_L = 100 pF (See Figure 17)			15	μs
t _f	Output fall time	C_T = 0.01 μ F, R_L = 2.2 $k\Omega$, C_L = 100 pF (See Figure 17)			0.5	μs
t _{pd}	Propagation delay time, SENSE to output	C _T = 0.01 μF (See Figure 17)			10	μs



6.7 Typical Characteristics

Data at high and low temperatures are applicable only within the recommended operating conditions.



Product Folder Links: TL7700

Figure 5. Sense Input Current vs Sense Input Voltage

Figure 6. Output Pulse Duration vs Timing Capacitor



Typical Characteristics (continued)

Data at high and low temperatures are applicable only within the recommended operating conditions.




Figure 12. V_{CC} vs Output Test Circuit 3



7 Parameter Measurement Information




Figure 13. V_{CC} vs I_{CC} Measurement Circuit




Figure 14. V_{CC} vs I_{CT} Measurement Circuit




Figure 15. I_{OL} vs V_{OL} Measurement Circuit



Parameter Measurement Information (continued)




Figure 16. V_s, I_s Characteristics Measurement Circuit




Figure 17. Switching Characteristics Measurement Circuit




8 Detailed Description

8.1 Overview

The TL7700 is a bipolar integrated circuit designed for use as a reset controller in microcomputer and microprocessor systems. The SENSE voltage can be set to any value greater than 0.5 V using two external resistors. The hysteresis value of the sense voltage also can be set by the same resistors. The device includes a precision voltage reference, fast comparator, timing generator, and output driver, so it can generate a power-on reset signal in a digital system.

The TL7700 has an internal 1.5-V temperature-compensated voltage reference from which all function blocks are supplied. Circuit function is very stable, with supply voltage in the 1.8-V to 40-V range. Minimum supply current allows use with ac line operation, portable battery operation, and automotive applications.

8.2 Functional Block Diagram



A. $I_{CT} = 15 \mu A (Typ), I_s = 2.5 \mu A (Typ)$

8.3 Feature Description

8.3.1 Sense-Voltage Setting

The SENSE terminal input voltage, Vs, of the TL7700 typically is 500 mV. By using two external resistors, the circuit designer can obtain any sense voltage over 500 mV. In Figure 18, the sensing voltage, Vs', is calculated as:

$$V_{s'} = V_s \times (R1 + R2)/R2$$

where

•
$$V_s = 500 \text{ mV typ at } T_A = 25^{\circ}\text{C}$$
 (1)

At room temperature, V_s has a variation of 500 mV \pm 5 mV. In the basic circuit shown in Figure 18, variations of $[\pm 5 \pm (R1 + R2)/R2]$ mV are superimposed on V_s .

Submit Documentation Feedback



Feature Description (continued)




Figure 18. Setting the Sense Voltage

8.3.2 Sense-Voltage Hysteresis Setting


If the sense voltage (V_{s'}) does not have hysteresis in it, and the voltage on the sensing line contains ripples, the resetting of TL7700 is unstable. Hysteresis is added to the sense voltage to prevent such problems. As shown in Figure 19, the hysteresis (V_{hys}) is added, and the value is determined as:

$$V_{hys} = I_s \times R1$$

where

•
$$I_s = 2.5 \mu A \text{ typ at } T_A = 25 \text{°C}$$
 (2)

At room temperature, I_s has variations of 2.5 μ A \pm 0.5 μ A. Therefore, in the circuit shown in Figure 18, V_{hvs} has variations of (±0.5 × R1) μV. In circuit design, it is necessary to consider the voltage-dividing resistor tolerance and temperature coefficient in addition to variations in V_s and V_{hvs}.



The sense voltage, V_s , is different from the SENSE terminal input voltage, V_s . V_s normally is 500 mV for triggering.

Figure 19. V_{CC}-RESET Timing Chart

Copyright © 1999-2016, Texas Instruments Incorporated



Feature Description (continued)

8.3.3 Output Pulse-Duration Setting

Constant-current charging starts on the timing capacitor when the sensing-line voltage reaches the $\frac{TL7700}{RESET}$ sense voltage. When the capacitor voltage exceeds the threshold level of the output drive comparator, $\frac{RESET}{RESET}$ changes from a low to a high level. The output pulse duration is the time between the point when the sense-pin voltage exceeds the threshold level and the point when the $\frac{RESET}{RESET}$ output changes from a low level to a high level. When the $\frac{RESET}{RESET}$ output pulse duration, $\frac{RESET}{RESET}$ output pulse duration $\frac{RESET}{RESET}$ output pulse $\frac{RESET}{RESET}$ output pulse $\frac{RESET}{RESET}$ output pulse $\frac{RESET}{RESET}$ output $\frac{RESET}{RESET}$ outp

$$t_{po} = C_t \times 10^5$$
 seconds

where


• C_t is the timing capacitor in farads

(3)

There is a limit on the device response speed. Even if $C_t = 0$, t_{po} is not 0, but approximately 5 μ s to 10 μ s. Therefore, when the TL7700 is used as a comparator with hysteresis without connecting C_t , switching speeds $(t_t/t_f, t_{po}/t_{pd}, \text{ and so forth})$ must be considered.

8.4 Device Functional Modes

Figure 20 describes how the RESET output pin responds to a change in the voltage at the sense pin. When the sense pin drops below 500 mV, the RESET pin is pulled low.



The sense voltage, V_s, is different from the SENSE terminal input voltage, V_s, V_s normally is 500 mV for triggering.

Figure 20. V_{CC} RESET Response and Timing

2 Submit Documentation Feedback



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TL7700 supply-voltage supervisor allows for any voltage greater than 500mV to be monitored. This flexibility allows it to be used in many applications from FPGAs and Microcontrollers to Industrial supply monitoring.

9.2 Typical Application

Figure 21 shows an application where the TL7700 device is being used to sense the voltage supply for a microcontroller that is supplied with 5 V. If the sense voltage drops below 4.5 V, the RESET pin is pulled LOW, signaling the microcontroller to reset.




Figure 21. 5-V Supply Voltage Supervision

9.2.1 Design Requirements

- When the TL7700 is used for system power-on reset, the output pulse duration, t_{po} , must be set longer than the power rise time. The value of t_{po} is: $t_{po} = C_t \times 10^5$ seconds
- The RESET output is an open-collector output, so a pullup resistor is required.

9.2.2 Detailed Design Procedure

The SENSE terminal input voltage, Vs, of the TL7700 typically is 500 mV. By using two external resistors, any sense voltage over 500 mV can be sensed.

Resistor R1 should be selected first to set the desired hysteresis. See Sense-Voltage Hysteresis Setting for detailed information on how to set the hysteresis.

Resistor R2 should then be selected based on the R1 value and the desired Vs' voltage. In Figure 18, the sensing voltage, $V_{s'}$, is calculated as: $V_{s'} = V_s \times (R1 + R2)/R2$

Product Folder Links: TL7700

Submit Documentation Feedback



Typical Application (continued)

9.2.3 Application Curve




Figure 22. Sense Input Voltage vs Temperature



10 Power Supply Recommendations

The TL7700 device will operate within the supply range specified in *Recommended Operating Conditions*. The device risks permanent damage over the voltage specified in *Absolute Maximum Ratings*.

11 Layout

11.1 Layout Guidelines

Figure 23 shows an example layout for the TL7700 device. As the RESET pin is an open collector output, a pullup resistor is required to ensure the output is high when the output transistor is off.

11.2 Layout Example




Figure 23. DGK Package Example Layout for 5 V Supply Supervision

Copyright © 1999–2016, Texas Instruments Incorporated

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL7700CDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	Samples
TL7700CDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	Samples
TL7700CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TL7700CP	Samples
TL7700CPS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		T7700	Samples
TL7700CPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples
TL7700CPWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 13-Jan-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jan-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL7700CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL7700CDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL7700CPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TL7700CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL7700CPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 1-Jan-2024



*All dimensions are nominal

7 ill difficiente de l'original												
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)					
TL7700CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0					
TL7700CDGKT	VSSOP	DGK	8	250	358.0	335.0	35.0					
TL7700CPSR	so	PS	8	2000	356.0	356.0	35.0					
TL7700CPWR	TSSOP	PW	8	2000	356.0	356.0	35.0					
TL7700CPWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0					

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jan-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL7700CP	Р	PDIP	8	50	506	13.97	11230	4.32
TL7700CPS	PS	SOP	8	80	530	10.5	4000	4.1
TL7700CPW	PW	TSSOP	8	150	530	10.2	3600	3.5





PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated