TPD2E009 2-Channel ESD Solution for High-Speed (6-Gbps) Differential Interface

1 Features
- Supports Data Rates up to 6 Gbps
- IEC 61000-4-2 ESD Protection
  - ±8-kV Contact Discharge
  - ±8-kV Air-Gap Discharge
- IEC 61000-4-5 Surge Protection
  - 5 A (8/20 μs)
- Low Capacitance
  - DRT: 0.7-pF (Typ)
  - DBZ: 0.9-pF (Typ)
- 0.05-pF Matching Capacitance Between the Differential Signal Pair
- Dual-Matching TVS Diodes to Protect the Differential Data and Clock Lines of HDMI, LVDS, SATA, Ethernet, or USB Interfaces
- Space-Saving DRT and DBZ Package Options
- Flow-Through Pin Mapping for the High-Speed Lines Ensures Zero Additional Skew Due to Board Layout While Placing the ESD-Protection Chip Near the Connector

2 Applications
- End Equipment:
  - Notebooks
  - Set-Top Boxes
  - Portable Computers
  - DVD Players
  - Media Players
- Interfaces:
  - HDMI 2.0
  - USB 3.0
  - eSATA
  - Ethernet

3 Description
The TPD2E009 device provides two ESD protection diodes with flow-through pin mapping for ease of board layout. This device has been designed to protect sensitive components which are connected to ultra high-speed data and transmission lines. The TPD2E009 offers transient voltage suppression for Level 4 of IEC 61000-4-2 Contact ESD protection. TVS protection up to a 5-A (8/20 μs) peak pulse-current rating per the IEC 61000-4-5 (lightning) specification is also provided.

The monolithic silicon technology allows matching between the differential signal pairs. The less than 0.05-pF differential capacitance ensures that the differential signal distortion due to added ESD circuit protection remains minimal. The low capacitance (0.7-pF) is suitable for high-speed data rates up to 6 Gbps.

The TPD2E009 TVS diode is offered in a DRT (1 mm × 0.8 mm) package for space-saving portable applications. The industry standard DBZ (2.92 mm × 1.3 mm) package offers additional flexibility in the board layout for the system designer.

Typical applications for the TPD2E009 line of ESD protection products are: HDMI, USB, eSATA, and ethernet interfaces in notebooks, DVD and media players, set-top boxes, and portable computers.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD2E009</td>
<td>SOT (3)</td>
<td>2.92 mm × 1.30 mm</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.00 mm × 0.80 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.
Table of Contents

1 Features ................................................................. 1
2 Applications ............................................................ 1
3 Description ............................................................. 1
4 Revision History ....................................................... 2
5 Pin Configuration and Functions ................................. 3
6 Specifications .......................................................... 3
   6.1 Absolute Maximum Ratings ................................. 3
   6.2 ESD Ratings ...................................................... 3
   6.3 Recommended Operating Conditions ....................... 3
   6.4 Thermal Information ......................................... 4
   6.5 Electrical Characteristics ................................... 4
   6.6 Typical Characteristics ...................................... 5
7 Detailed Description ................................................. 6
   7.1 Overview .......................................................... 6
   7.2 Functional Block Diagram ................................... 6
7.3 Feature Description .............................................. 6
7.4 Device Functional Modes ...................................... 6
8 Application and Implementation ................................. 7
   8.1 Application Information ...................................... 7
   8.2 Typical Application ........................................... 7
9 Power Supply Recommendations ............................... 9
10 Layout ................................................................. 9
   10.1 Layout Guidelines ............................................ 9
   10.2 Layout Examples ............................................. 9
11 Device and Documentation Support ........................... 11
   11.1 Community Resources ...................................... 11
   11.2 Trademarks ................................................... 11
   11.3 Electrostatic Discharge Caution ......................... 11
   11.4 Glossary ...................................................... 11
12 Mechanical, Packaging, and Orderable Information .......... 11

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2009) to Revision B Page

• Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ......................... 1
5 Pin Configuration and Functions

Pin Functions

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>D+</td>
<td>1</td>
<td>ESD port</td>
<td>High-speed ESD clamp provides ESD protection to the high-speed differential data lines</td>
</tr>
<tr>
<td>D−</td>
<td>2</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>GND</td>
<td>3</td>
<td>GND</td>
<td>Ground</td>
</tr>
</tbody>
</table>

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>−40</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>±15000</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>−40</td>
<td>85</td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>0</td>
<td>5.5</td>
<td>5.5</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) Human body model (HBM), per ANSI/ESDA/JEDEC JS-001

(2) Charged-device model (CDM), per JEDEC specification JESD22-C101
6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>DBZ (SOT)</th>
<th>DRT (SOT)</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{\theta JA}$ Junction-to-ambient thermal resistance</td>
<td>461.8</td>
<td>610</td>
<td>°C/W</td>
</tr>
<tr>
<td>$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance</td>
<td>216.2</td>
<td>288</td>
<td>°C/W</td>
</tr>
<tr>
<td>$R_{\theta JB}$ Junction-to-board thermal resistance</td>
<td>195.6</td>
<td>118.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\psi_{JT}$ Junction-to-top characterization parameter</td>
<td>70.1</td>
<td>20.2</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\psi_{JB}$ Junction-to-board characterization parameter</td>
<td>193.7</td>
<td>116.4</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{RWM}$ Reverse stand-off voltage</td>
<td>D+, D– pins to ground</td>
<td>5.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{CLAMP}$ Clamp voltage</td>
<td>D+, D– pins to ground, $I_{IO} = 1$ A</td>
<td>8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{IO}$ Current from I/O port to supply pins</td>
<td>$V_{IO} = 2.5$ V</td>
<td>0.01</td>
<td>0.1</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>$V_{D}$ Diode forward voltage</td>
<td>D+, D– pins, lower clamp diode, $V_{IO} = 2.5$ V, $I_D = 8$ mA</td>
<td>0.6</td>
<td>0.8</td>
<td>0.95</td>
<td>V</td>
</tr>
<tr>
<td>$R_{DYN}$ Dynamic resistance</td>
<td>D+, D– pins, $I = 1$ A</td>
<td>1</td>
<td>Ω</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{IO}$ I/O capacitance</td>
<td>D+, D– pins, DBZ Package, $V_{IO} = 2.5$ V, $f = 10$ MHz</td>
<td>0.9</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{BR}$ Break-down voltage</td>
<td>$I_{IO} = 1$ mA</td>
<td>7</td>
<td>V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
6.6 Typical Characteristics

**Figure 1. I/O Capacitance vs I/O Voltage \( T_A = 25^\circ C \)**

**Figure 2. Leakage Current vs Temperature \( V_{IO} = 2.5 \text{ V} \)**

**Figure 3. Peak Pulse Waveforms, (Measured at One I/O, With the Other I/O Open)**

**Figure 4. D+, D– Transmission Line Pulser Plot (100-ns Pulse, 10-ns Rise Time)**

**Figure 5. IEC Clamping Waveforms (8-kV Contact)**

**Figure 6. IEC Clamping Waveforms (–8-kV Contact)**
7 Detailed Description

7.1 Overview
TPD2E009 is a two-channel ESD TVS that provides ±8-kV IEC 61000-4-2 contact and air-gap ESD protection. The 0.7-pF unidirectional diode architecture is suitable for signals that range from 0 V to 5.5 V and can support data rates up to 6 Gbps. The industry-standard packages are convenient for placement in applications with limited space.

7.2 Functional Block Diagram

![Functional Block Diagram](image)

7.3 Feature Description
TPD2E009 is a unidirectional TVS offering IEC 61000-4-2 Level 4 Contact ESD protection. This device protects circuits from ESD strikes up to ±8-kV contact and ±8-kV air-gap. The device can also handle up to 5-A surge current (IEC 61000-4-5 8/20 μs). The low capacitance of 0.7 pF supports a data rate up to 6 Gbps. TPD2E009 has a small dynamic resistance of 1 Ω, which makes the clamping voltage low when the device is actively protecting other circuits. For example, the clamping voltage is only 8 V when the device is taking a 1-A transient current. Low leakage allows the diode to conserve power when working below the $V_{RWM}$.

7.4 Device Functional Modes
The TPD2E009 device is a passive clamp that has low leakage during normal operation when the voltage between an I/O pin and GND is below $V_{RWM}$. The device activates when the voltage is between an I/O pin and GND goes above $V_{BR}$. During ESD events, transient voltages as high as ±8 kV can be clamped between the protected line and ground. When the voltages on the protected lines fall below the trigger voltage, the device reverts back to the low-leakage passive state.
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPD2E009 device is a diode-array type TVS typically used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human-interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low $R_{\text{DYN}}$ of the triggered TVS holds this voltage, $V_{\text{CLAMP}}$, to a tolerable level to the protected IC.

8.2 Typical Application

The TPD2E009 device is typically used to protect a single high-speed differential pair. Multiple TPD2E009 devices can be used to provide protection for connectors with multiple differential data lanes. This example is applicable to many interface types including:

- HDMI
- USB
- eSATA
- ethernet interfaces

![Diagram](image)

Figure 7. TPD2E009 in a High-Speed Interface

8.2.1 Design Requirements

For this design example, TPD2E009 is used to protect any differential data pair meeting the design requirements shown in the following table.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum signal range on D+ and D–</td>
<td>0 V to 5.5 V</td>
</tr>
<tr>
<td>Maximum Operating Frequency</td>
<td>3 GHz</td>
</tr>
</tbody>
</table>

8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must know the following:

- The signal voltage range on the protected lines
- The maximum operating frequency
8.2.3 Application Curves

Figure 8. Eye Diagram With TPD2E009
(3.3-Gbps Data Rate)
(3-Pin DBZ Package)

Figure 9. Eye Diagram Without TPD2E009
(3.3-Gbps Data Rate)
(3-Pin DBZ Package)

Figure 10. Eye Diagram With TPD2E009
(5-Gbps Data Rate)
(3-Pin DBZ Package)

Figure 11. Eye Diagram Without TPD2E009
(5-Gbps Data Rate)
(3-Pin DBZ Package)

Figure 12. Eye Diagram With TPD2E009
(6-Gbps Data Rate)
(3-Pin DBZ Package)

Figure 13. Eye Diagram Without TPD2E009
(6-Gbps Data Rate)
(3-Pin DBZ Package)
9  Power Supply Recommendations

The TPD2E009 device is a passive ESD-protection device, and therefore, does not require a power supply. Care must be taken to avoid violating the maximum-voltage specification to ensure that the device functions properly. The D+ and D– lines share a TVS diode that can tolerate up to 5.5 V.

10 Layout

10.1 Layout Guidelines

Layout considerations such as package selection, trace routing, and so forth, must be accounted for while designing the ESD clamp circuit for a high-speed interface. Difficult routing can lead the designer to use vias or stubs in the board traces, which creates significant disruption in the line impedance in the high-speed signal path. Poor package choice can force the designer to route differential traces with unequal lengths and add the skew in the signals. TI recommends coupling the differential traces closely to reduce the EMI interference.

The TPD2E009 can provide system-level ESD protection to the high-speed differential ports (up to 6-Gbps data rate). The flow-through package offers flexibility for board routing with traces up to 15 mils (0.38 mm) wide. Figure 14 and Figure 15 show the board layout scheme for the D+ and D– lines of a single differential pair, which allows the differential signal pairs to couple together right after they touch the ESD ports (pin 1 and pin 2) of the TPD2E009.

10.2 Layout Examples

Figure 14. TPD2E009DRTR at eSATA Connector Interface
Layout Examples (continued)

Figure 15. TPD2E009DBZR at eSATA Connector Interface
11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

**SLYZ022 — TI Glossary.**

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD2E009DBZR</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>(NFLO ~ NFLR)</td>
<td></td>
</tr>
<tr>
<td>TPD2E009DRTR</td>
<td>ACTIVE</td>
<td>SOT-9X3</td>
<td>DRT</td>
<td>3</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>4T</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE:** Product device recommended for new designs.
- **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish -** Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD2E009DBZ</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>180.0</td>
<td>8.4</td>
<td>3.15</td>
<td>2.77</td>
<td>1.22</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>TPD2E009DRT</td>
<td>SOT-9X3</td>
<td>DRT</td>
<td>3</td>
<td>3000</td>
<td>180.0</td>
<td>8.4</td>
<td>1.16</td>
<td>1.16</td>
<td>0.63</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>Device</td>
<td>Package Type</td>
<td>Package Drawing</td>
<td>Pins</td>
<td>SPQ</td>
<td>Length (mm)</td>
<td>Width (mm)</td>
<td>Height (mm)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------------</td>
<td>--------------</td>
<td>-----------------</td>
<td>------</td>
<td>-----</td>
<td>-------------</td>
<td>------------</td>
<td>------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPD2E009DBZR</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>183.0</td>
<td>183.0</td>
<td>20.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPD2E009DRTR</td>
<td>SOT-9X3</td>
<td>DRT</td>
<td>3</td>
<td>3000</td>
<td>202.0</td>
<td>201.0</td>
<td>85.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
⚠ Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0.10 per end or side.
D. JEDEC package registration is pending.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0.1016 mm (4 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET OR OTHER INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NONINFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated