

## 4.5-V to 40-V Input, 15-W, Negative Output, Integrated Power Solution

Check for Samples: [TPS84259](#)


### FEATURES

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- Wide Input Voltage Range from 4.5 V to 40 V
- Output Adjustable from –3.0 V to –17 V
- Supplies up to 2-A of Output Current
- 45-V Surge Capability
- Synchronizes to an External Clock
- Adjustable Slow-Start
- Programmable Undervoltage Lockout (UVLO)
- Output Overcurrent Protection
- Over Temperature Protection
- Operating Temperature Range: –40°C to 85°C
- Enhanced Thermal Performance: 14°C/W
- Meets EN55022 Class B Emissions
- For Design Help visit <http://www.ti.com/TPS84259>

### APPLICATIONS

- Industrial and Motor Controls
- Automated Test Equipment
- Bipolar Amplifiers in Audio/Video
- High Density Power Systems

Figure 1. Safe Operating Current



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### DESCRIPTION

The TPS84259 is an easy-to-use negative output voltage power module that combines a 15-W DC/DC converter with an inductor, and passives into a low profile, QFN package. This total power solution allows as few as five external components and eliminates the loop compensation and magnetics part selection process.

The 9x11x2.8 mm QFN package is easy to solder onto a printed circuit board. Its compact design also contains fewer components and possesses excellent power dissipation capability. The TPS84259 offers the flexibility and the feature-set of a discrete design and is ideal for powering a wide range of ICs and analog circuits requiring a negative output voltage. Advanced packaging technology affords a robust and reliable power solution, compatible with standard QFN mounting and testing techniques.

Figure 2. SIMPLIFIED APPLICATION



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Over Operating Temperature Range (Unless Otherwise Noted)		MIN	MAX	UNIT
Input Voltage	VIN	-0.3	45	V
	INH/UVLO	-0.3	5 <sup>(2)</sup>	V
	VADJ	-0.3	3 <sup>(2)</sup>	V
	SS	-0.3	3 <sup>(2)</sup>	V
	STSEL	-0.3	3 <sup>(2)</sup>	V
	RT	-0.3	3.6 <sup>(2)</sup>	V
	CLK	-0.3	3.6 <sup>(2)</sup>	V
Output Voltage	PH	-0.6	45	V
	PH 10ns Transient	-2	45	V
	VOUT	-0.6	VIN <sup>(2)</sup>	V
V <sub>DIFF</sub> (VOUT to exposed thermal pad)			±200	mV
Source Current	INH/UVLO		100	µA
Sink Current	SS		200	µA
Operating Junction Temperature		-40	105 <sup>(3)</sup>	°C
Storage Temperature		-65	150	°C
Mechanical Shock	Mil-STD-883D, Method 2002.3, 1 ms, 1/2 sine, mounted		1500	G
Mechanical Vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz		20	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) This voltage rating is referenced to A\_VOUT, not GND.
- (3) See the temperature derating curves in the Typical Characteristics section for thermal information.

**RECOMMENDED OPERATING CONDITIONS**

Over Operating Free-Air Temperature Range (Unless Otherwise Noted)		MIN	MAX	UNIT
V <sub>IN</sub>	Input Voltage	4.5	40	V
V <sub>OUT</sub>	Output Voltage	-3.0	-17	V

**PACKAGE SPECIFICATIONS**

TPS84259		UNIT
Weight		0.9 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	31.7 Mhrs

**Table 1. ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at [www.ti.com](http://www.ti.com).

## ELECTRICAL CHARACTERISTICS

 $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = -5.0\text{ V}$ ,  $I_{OUT} = 2.0\text{ A}$ 
 $C_{IN} = 2 \times 2.2\ \mu\text{F}$  ceramic,  $C_{OUT} = 2 \times 47\ \mu\text{F}$  ceramic (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{OUT}$	Output current	Over input voltage and output voltage range	0 <sup>(1)</sup>		2.0 <sup>(2)</sup>	A
$V_{IN}$	Input voltage range	Over output current range	4.5		40 <sup>(3)</sup>	V
UVLO	$V_{IN}$ Undervoltage lockout	Rising only, $R_{UVLO1} = 174\ \text{k}\Omega$ , $R_{UVLO2} = 63.4\ \text{k}\Omega$		4.5		V
$V_{OUT(adj)}$	Output voltage adjust range	Over output current range	-3.0		-17 <sup>(3)</sup>	V
$V_{OUT}$	Set-point voltage tolerance	$T_A = 25^{\circ}\text{C}$ , $I_{OUT} = 100\ \text{mA}$			2.0% <sup>(4)</sup>	
	Temperature variation	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$		$\pm 0.5\%$	$\pm 1.0\%$	
	Line regulation	Over input voltage range		$\pm 0.1\%$		
	Load regulation	From 100 mA to $I_{OUT(max)}$		$\pm 0.4\%$		
	Total output voltage variation	Includes set-point, line, load, and temperature variation				3.0% <sup>(4)</sup>
$\eta$	Efficiency	$V_{IN} = 24\ \text{V}$	$V_{OUT} = -12\ \text{V}$ , $I_{OUT} = 1.0\ \text{A}$		85 %	
			$V_{OUT} = -5.0\ \text{V}$ , $I_{OUT} = 1.0\ \text{A}$		81 %	
			$V_{OUT} = -3.3\ \text{V}$ , $I_{OUT} = 1.0\ \text{A}$		77 %	
		$V_{IN} = 12\ \text{V}$	$V_{OUT} = -12\ \text{V}$ , $I_{OUT} = 0.6\ \text{A}$		86 %	
			$V_{OUT} = -5.0\ \text{V}$ , $I_{OUT} = 1.0\ \text{A}$		81 %	
		$V_{OUT} = -3.3\ \text{V}$ , $I_{OUT} = 1.0\ \text{A}$		78 %		
	Output voltage ripple	20 MHz bandwidth, $100\ \text{mA} \leq I_{OUT} \leq I_{OUT(max)}$		1%		$V_{OUT}$
$I_{LIM}$	Current limit threshold			3.0 <sup>(5)</sup>		A
	Transient response	1.0 A/ $\mu\text{s}$ load step from 25 to 75% $I_{OUT(max)}$	Recovery time		500	$\mu\text{s}$
			$V_{OUT}$ over/undershoot		80	mV
$V_{INH}$	Inhibit threshold voltage	INH with respect to A_VOUT	1.15	1.25	1.36 <sup>(6)</sup>	V
$I_{INH}$	INH Input current	$V_{INH} < 1.15\ \text{V}$		-0.9		$\mu\text{A}$
		$V_{INH} > 1.36\ \text{V}$		-3.8		$\mu\text{A}$
$I_{I(stby)}$	Input standby current	INH pin to A_VOUT		1.3	4	$\mu\text{A}$
$f_{SW}$	Switching frequency	RT pin to A_VOUT	700	800	900	kHz
$f_{CLK}$	Synchronization frequency	$R_{RT} = 0\ \Omega$	700 <sup>(7)</sup>		900 <sup>(7)</sup>	kHz
		$R_{RT} = 93.1\ \text{k}\Omega$	400 <sup>(7)</sup>		600 <sup>(7)</sup>	kHz
$V_{CLK-H}$	CLK High-Level Threshold	With respect to A_VOUT		1.9	2.2	V
$V_{CLK-L}$	CLK Low-Level Threshold	With respect to A_VOUT	0.5	0.7		V
$D_{CLK}$	CLK Duty cycle		25%	50%	75%	
	Thermal Shutdown	Thermal shutdown		180		$^{\circ}\text{C}$
		Thermal shutdown hysteresis		15		$^{\circ}\text{C}$
$C_{IN}$	External input capacitance	Ceramic	4.7 <sup>(8)</sup>	10		$\mu\text{F}$
		Non-ceramic		22		$\mu\text{F}$
$C_{OUT}$	External output capacitance		100 <sup>(9)</sup>		430 <sup>(9)</sup>	$\mu\text{F}$


- (1) This device can regulate  $V_{OUT}$  down to 0 A, however the ripple may increase due to pulse-skipping at light loads. See [Light-Load Behavior](#) for more information. See [No-Load Operation](#) when operating at 0 A.
- (2) The maximum current is dependant on  $V_{IN}$  and  $V_{OUT}$ , see [Figure 35](#).
- (3) The sum of  $V_{IN} + |V_{OUT}|$  must not exceed 50 V.
- (4) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external  $R_{SET}$  resistor.
- (5) This product is not designed to endure a sustained (> 5 sec) over-current condition.
- (6) If this pin is left open circuit, the device operates when input power is applied. An external level-shifter is required to interface with this pin. See [Output On/Off Inhibit \(INH\)](#) for further guidance.
- (7) The synchronization frequency is dependant on  $V_{IN}$  and  $V_{OUT}$  as shown in [Switching Frequency](#).  $R_{RT}$  must be either 0  $\Omega$  or 93.1k $\Omega$ .
- (8) A minimum of 4.7  $\mu\text{F}$  of ceramic external capacitance is required across the input ( $V_{IN}$  and PGND connected) for proper operation. Locate the capacitor close to the device. See [Table 3](#) for more details.
- (9) The amount of required capacitance must include at least 2 x 47  $\mu\text{F}$  ceramic capacitor (or 4 x 22  $\mu\text{F}$ ). Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See [Table 3](#) for more details. See [Inrush Current](#) section when adding additional output capacitance.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		TPS84259	UNIT
		RKG	
		41 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	14	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(3)</sup>	3.3	
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(4)</sup>	6.8	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, literature number [SPRA953](#).
- (2) The junction-to-ambient thermal resistance,  $\theta_{JA}$ , applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces  $\theta_{JA}$ .
- (3) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_J = \psi_{JT} * P_{dis} + T_T$ ; where  $P_{dis}$  is the power dissipated in the device and  $T_T$  is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_J = \psi_{JB} * P_{dis} + T_B$ ; where  $P_{dis}$  is the power dissipated in the device and  $T_B$  is the temperature of the board 1mm from the device.


**DEVICE INFORMATION**  
**FUNCTIONAL BLOCK DIAGRAM**



**Table 2. PIN DESCRIPTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	
VIN	26	Input voltage. This pin supplies all power to the converter. Connect this pin to the input supply and connect bypass capacitors between this pin and GND.
VOUT	16	Negative output voltage with respect to GND. Connect these pins to the output load and connect external bypass capacitors between these pins and GND. Pad 40 should be connected to PCB VOUT planes using multiple vias for good thermal performance.
	17	
	18	
	19	
	20	
	40	
GND	10	This is the return current path for the power stage of the device. These pins are connected to the internal output inductor. Connect these pins to the load and to the bypass capacitors associated with VIN and VOUT.
	11	
	12	
	13	
	14	
	15	
PH	6	Phase switch node. Do not place any external component on these pins or tie them to a pin of another function.
	7	
	21	
	22	
	23	
	24	
	38	
VOUT_PT	8	VOUT and A_VOUT Connection Point. Connect VOUT to A_VOUT at these pins as shown in the <a href="#">Layout Considerations</a> section. These pins are not connected to internal circuitry, and are not connected to one another.
	9	
DNC	2	Do Not Connect. Do not connect these pins to GND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
	3	
	25	
	35	
A_VOUT	1	These pins are connected to the internal analog reference (A_VOUT) of the device. This node should be treated as the negative voltage reference for the analog control circuitry. Pad 37 should be connected to the PCB A_VOUT plane using multiple vias for good thermal performance. Not all pins are connected together internally. All pins must be connected together externally with a copper plane or pour directly under the module. Connect A_VOUT to VOUT at a single point (VOUT_PT; pins 8 & 9). See <a href="#">Layout Recommendations</a> .
	4	
	5	
	32	
	33	
	34	
37		
RT	30	Switching frequency adjust pin. To operate at the recommended free-running frequency, connect this pin to A_VOUT. Connecting a resistor between this pin and A_VOUT will reduce the switching frequency. See <a href="#">Switching Frequency</a> section.
CLK	31	Use this pin to synchronize to an external clock. If unused, isolate this pin from any other signal.
INH/UVLO	27	Inhibit and UVLO adjust pin. Use an external level-shifter device to ground this pin to control the INH function. A resistor divider between this pin, A_VOUT, and VIN sets the UVLO voltage.
SS	28	Slow-start pin. Connecting an external capacitor between this pin and A_VOUT adjusts the output voltage rise time.
STSEL	29	Slow-start select. Connect this pin to A_VOUT to enable the internal SS capacitor.
VADJ	36	Connecting a resistor between this pin and GND sets the output voltage. A dedicated GND sense line connected at the load will improve regulation at the load. See <a href="#">Figure 50</a> in the <a href="#">Layout Considerations</a> section.

RKG PACKAGE  
(TOP VIEW)



TYPICAL CHARACTERISTICS (VIN = 5 V) (1) (2)




Figure 3. Efficiency vs. Output Current




Figure 4. Voltage Ripple vs. Output Current




Figure 5. Power Dissipation vs. Output Current




Figure 6. Safe Operating Area




Figure 7. Safe Operating Area




Figure 8. Safe Operating Area

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 3, Figure 4, and Figure 5.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm, 4-layer, double-sided PCB with 1 oz. copper. Applies to Figure 6, Figure 7, and Figure 8.

TYPICAL CHARACTERISTICS (VIN = 12 V) (1) (2)




Figure 9. Efficiency vs. Output Current




Figure 10. Voltage Ripple vs. Output Current




Figure 11. Power Dissipation vs. Output Current




Figure 12. Safe Operating Area




Figure 13. Safe Operating Area




Figure 14. Safe Operating Area

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 9, Figure 10, and Figure 11.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm, 4-layer, double-sided PCB with 1 oz. copper. Applies to Figure 12, Figure 13, and Figure 14.



TYPICAL CHARACTERISTICS (VIN = 24 V) (1) (2) (3)




Figure 15. Efficiency vs. Output Current




Figure 16. Voltage Ripple vs. Output Current




Figure 17. Power Dissipation vs. Output Current




Figure 18. Safe Operating Area




Figure 19. Safe Operating Area




Figure 20. Safe Operating Area

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 15](#), [Figure 16](#), and [Figure 17](#).
- (2) At light load the output voltage ripple may increase due to pulse skipping. See [Light-Load Behavior](#) for more information. Applies to [Figure 16](#).
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm, 4-layer, double-sided PCB with 1 oz. copper. Applies to [Figure 18](#), [Figure 19](#), and [Figure 20](#).

TYPICAL CHARACTERISTICS (VIN = 36 V) (1) (2) (3)




Figure 21. Efficiency vs. Output Current




Figure 22. Voltage Ripple vs. Output Current




Figure 23. Power Dissipation vs. Output Current




Figure 24. Safe Operating Area




Figure 25. Safe Operating Area




Figure 26. Safe Operating Area

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 21, Figure 22, and Figure 23.
- (2) At light load the output voltage ripple may increase due to pulse skipping. See for more information. Applies to Figure 22.
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm, 4-layer, double-sided PCB with 1 oz. copper. Applies to Figure 24, Figure 25, and Figure 26.

TYPICAL CHARACTERISTICS (BODE PLOTS) (1)




Figure 27.  $V_{IN}=5\text{ V}$ ,  $V_{OUT}=-5\text{ V}$ ,  $I_{OUT}=0.6\text{ A}$ ,  $C_{OUT}=4 \times 22\mu\text{F}$  ceramic,  $f_{SW}=800\text{ kHz}$




Figure 28.  $V_{IN}=5\text{ V}$ ,  $V_{OUT}=-12\text{ V}$ ,  $I_{OUT}=0.3\text{ A}$ ,  $C_{OUT}=4 \times 22\mu\text{F}$  ceramic,  $f_{SW}=800\text{ kHz}$




Figure 29.  $V_{IN}=12\text{ V}$ ,  $V_{OUT}=-5\text{ V}$ ,  $I_{OUT}=1.6\text{ A}$ ,  $C_{OUT}=4 \times 22\mu\text{F}$  ceramic,  $f_{SW}=800\text{ kHz}$




Figure 30.  $V_{IN}=12\text{ V}$ ,  $V_{OUT}=-12\text{ V}$ ,  $I_{OUT}=0.8\text{ A}$ ,  $C_{OUT}=4 \times 22\mu\text{F}$  ceramic,  $f_{SW}=800\text{ kHz}$




Figure 31.  $V_{IN}=24\text{ V}$ ,  $V_{OUT}=-5\text{ V}$ ,  $I_{OUT}=2.0\text{ A}$ ,  $C_{OUT}=4 \times 22\mu\text{F}$  ceramic,  $f_{SW}=500\text{ kHz}$




Figure 32.  $V_{IN}=24\text{ V}$ ,  $V_{OUT}=-12\text{ V}$ ,  $I_{OUT}=1.5\text{ A}$ ,  $C_{OUT}=4 \times 22\mu\text{F}$  ceramic,  $f_{SW}=800\text{ kHz}$

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter.

### TYPICAL CHARACTERISTICS (BODE PLOTS) (2) (continued)




Figure 33.  $V_{IN}=36\text{ V}$ ,  $V_{OUT}=-5\text{ V}$ ,  $I_{OUT}=2.0\text{ A}$ ,  
 $C_{OUT}=4 \times 22\ \mu\text{F}$  ceramic,  $f_{SW}=500\text{ kHz}$




Figure 34.  $V_{IN}=36\text{ V}$ ,  $V_{OUT}=-12\text{ V}$ ,  $I_{OUT}=1.8\text{ A}$ ,  
 $C_{OUT}=4 \times 22\ \mu\text{F}$  ceramic,  $f_{SW}=800\text{ kHz}$

## CAPACITOR RECOMMENDATIONS FOR THE TPS84259 POWER SUPPLY

### Capacitor Technologies

#### Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than  $0^{\circ}\text{C}$ . The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above  $0^{\circ}\text{C}$ .

#### Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

#### Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than  $0^{\circ}\text{C}$ . The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

#### Input Capacitor

The TPS84259 requires a minimum input capacitance of  $4.7\ \mu\text{F}$  of ceramic type. The voltage rating of input capacitors must be greater than the maximum input voltage. The ripple current rating of the capacitor must be at least 450 mArms. [Table 3](#) includes a preferred list of capacitors by vendor.

#### Output Capacitor

The required output capacitance of the TPS84259 can be comprised of either all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required output capacitance must include at least  $2 \times 47\ \mu\text{F}$  of ceramic type (or  $4 \times 22\ \mu\text{F}$ ). The voltage rating of output capacitors must be greater than the output voltage. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in [Table 3](#) are required. Additional capacitance above the required minimum is determined by actual transient deviation requirements. [Table 3](#) includes a preferred list of capacitors by vendor.

**Table 3. Recommended Input/Output Capacitors<sup>(1)</sup>**

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE (μF)	ESR <sup>(2)</sup> (mΩ)
Murata	X5R	GRM31CR61H225KA88L	50	2.2	2
TDK	X5R	C3216X5R1H475K	50	4.7	2
Murata	X5R	GRM32ER61E226K	16	22	2
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X5R	GRM32ER60J476M	6.3	47	2
Sanyo	POSCAP	16TQC68M	16	68	50
Sanyo	POSCAP	6TPE100MI	6.3	100	25
Kemet	T530	T530D227M006ATE006	6.3	220	6

**(1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details**

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Maximum ESR @ 100 kHz, 25°C.

## APPLICATION INFORMATION

### Adjusting the Output Voltage

The TPS84259 is designed to provide output voltages from –3 V to –17 V. The output voltage is determined by the value of  $R_{SET}$ , which must be connected between the VADJ pin (Pin 36) and GND. Table 4 gives the standard external  $R_{SET}$  resistor for a number of common bus voltages.

**Table 4. Standard  $R_{SET}$  Resistor Values for Common Output Voltages**

OUTPUT VOLTAGE $V_{OUT}$ (V)	–3.3	–5.0	–8.0	–12.0	–15.0
$R_{SET}$ (k $\Omega$ )	31.6	52.3	90.9	140	178

For other output voltages the value of  $R_{SET}$  can be calculated using the following formula, or simply selected from the range of values given in Table 5.


$$R_{SET} = 10 \times \left( \frac{|V_{OUT}|}{0.798} - 1 \right) \text{ (k}\Omega\text{)} \tag{1}$$

**Table 5. Standard  $R_{SET}$  Resistor Values**

$V_{OUT}$ (V)	$R_{SET}$ (k $\Omega$ )	$V_{OUT}$ (V)	$R_{SET}$ (k $\Omega$ )	$V_{OUT}$ (V)	$R_{SET}$ (k $\Omega$ )
–3.0	27.4	–7.5	84.5	–12.5	147
–3.3	31.6	–8.0	90.9	–13.0	154
–3.5	34.0	–8.5	97.6	–13.5	158
–4.0	40.2	–9.0	102	–14.0	165
–4.5	46.4	–9.5	110	–14.5	174
–5.0	52.3	–10.0	115	–15.0	178
–5.5	59.0	–10.5	121	–15.5	187
–6.0	64.9	–11.0	127	–16.0	191
–6.5	71.5	–11.5	133	–16.5	196
–7.0	78.7	–12.0	140	–17.0	205

### Safe Operating Current

The amount of output current that can safely be delivered by the TPS84259 depends on the input voltage and the output voltage. Figure 35 shows the maximum output current for four standard output voltages over input voltage.



**Figure 35. Safe Operating Current**

Application Schematics




Figure 36. Typical Schematic  
 $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = -12\text{ V}$




Figure 37. Typical Schematic  
 $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = -5\text{ V}$

### Input Voltage

The TPS84259 operates over the input voltage range of 4.5 V to 40 V. The maximum input voltage is 40 V, however, the sum of  $V_{IN} + |V_{OUT}|$  must not exceed 50 V.

See the [Undervoltage Lockout \(UVLO\) Threshold](#) section of this datasheet for more information.

### Undervoltage Lockout (UVLO) Threshold

At turn-on, the  $V_{ON}$  UVLO threshold determines the input voltage level where the device begins power conversion.  $R_{UVLO1}$  and  $R_{UVLO2}$  set the turn-on threshold as shown in [Figure 38](#). The UVLO threshold is not present during the power-down sequence. Applications requiring a turn-off threshold must monitor the input voltage with external circuitry and shut-down using the INH control (see [Output On/Off Inhibit \(INH\)](#)).

The  $V_{ON}$  UVLO threshold must be set to at least 4.5 V to insure proper start-up and reduce current surges on the host input supply as the voltage rises. If possible, it is recommended to set the UVLO threshold to approximately 80 to 85% of the minimum expected input voltage.

Use [Equation 2](#) and [Equation 3](#) to calculate the values of  $R_{UVLO1}$  and  $R_{UVLO2}$ .  $V_{ON}$  is the voltage threshold during power-up when the input voltage is rising. [Table 6](#) lists standard resistor values for  $R_{UVLO1}$  and  $R_{UVLO2}$  for adjusting the  $V_{ON}$  UVLO threshold for several input voltages.

$$R_{UVLO1} = \frac{0.5}{2.9 \times 10^{-3}} \text{ (k}\Omega\text{)} \tag{2}$$

$$R_{UVLO2} = \frac{1.25}{\left(\frac{V_{ON} - 1.25}{R_{UVLO1}}\right) + 0.9 \times 10^{-3}} \text{ (k}\Omega\text{)} \tag{3}$$




Figure 38. Adjustable VIN UVLO


Table 6. Standard Resistor Values to set  $V_{ON}$  UVLO Threshold

$V_{ON}$ THRESHOLD (V)	4.5	5.0	6.5	8.0	9.0	10.0	15.0	20.0	30.0
$R_{UVLO1}$ (k $\Omega$ )	174	174	174	174	174	174	174	174	174
$R_{UVLO2}$ (k $\Omega$ )	63.4	56.2	40.2	31.6	27.4	24.3	15.8	11.5	7.50



## Power-Up Characteristics

When configured as shown in the application schematics, the TPS84259 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. [Figure 39](#) shows the start-up waveforms for a TPS84259, operating from a 12 V input and the output voltage adjusted to -5 V. The waveform were measured with a 1.5-A constant current load.



**Figure 39. Start-Up Sequence**

## Light-Load Behavior

The TPS84259 is a non-synchronous converter. One of the characteristics of non-synchronous operation is that as the output load current decreases, a point is reached where the energy delivered by a single switching pulse is more than the load can absorb. This energy causes the output voltage to rise slightly. This rise in output voltage is sensed by the feedback loop and the device responds by skipping one or more switching cycles until the output voltage falls back to the set point. At very light loads or no load, many switching cycles are skipped. The observed effect during this pulse skipping mode of operation is an increase in the peak to peak ripple voltage, and a decrease in the ripple frequency. The amount of load current when pulse skipping begins is a function of the input voltage, the output voltage, and the switching frequency.

## No-Load Operation

When operating at no load or very light load and the input voltage is removed, the output voltage discharges very slowly. If the input voltage is re-applied before the output voltage discharges, the slow-start circuit does not activate and the amount of inrush current is extremely large and may cause an over-current condition. To avoid this condition the output voltage must be allowed to discharge before re-applying the input voltage. Applying a 50-mA to 100-mA minimum load helps discharge the output voltage. Additionally, monitoring the input voltage with a supervisor and shutting-down using the INH control (see [Output On/Off Inhibit \(INH\)](#)) activates the internal slow-start circuit.

### Switching Frequency

The recommended switching frequency of the TPS84259 is 800 kHz. To operate at the recommended switching frequency, connect the RT pin (Pin 30) to A\_VOUT (at pin 32).

It is recommended to adjust the switching frequency in applications with both, higher input voltage (> 18V) and lower output voltage (< -8V). For these applications, improved operating performance can be obtained by decreasing the operating frequency to 500 kHz by adding a resistor, R<sub>RT</sub> of 93.1 kΩ between the RT pin and A\_VOUT as shown in Figure 40. Figure 41 shows the recommended switching frequency over input voltage and output voltage.




Figure 40. R<sub>RT</sub> Resistor Placement




Figure 41. Recommended Switching Frequency

Table 7. Standard Resistor Values For Setting Switching Frequency

f <sub>SW</sub> (kHz)	500	800
R <sub>RT</sub> (kΩ)	93.1	0 (short)

### Synchronization (CLK)

An internal phase locked loop (PLL) allows synchronization from 700 kHz to 900 kHz for 800 kHz applications, or 400 kHz to 600 kHz for 500 kHz applications. See Figure 41 to determine switching frequency based on input voltage and output voltage. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 25% to 75%. The clock signal amplitude must transition lower than 0.5 V and higher than 2.2 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications requiring CLK mode, configure the device as shown in Figure 42 (800 kHz) and Figure 43 (500kHz).

Before the external clock is present, the device works in RT mode where the switching frequency is set by the R<sub>RT</sub> resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.2 V), the device switches from RT mode to CLK mode and the CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the RT resistor.




Figure 42. CLK Configuration (800 kHz Typ)




Figure 43. CLK Configuration (500 kHz Typ)

## Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, an external level-shifter is required to interface with the pin because in a positive-to-negative buck-boost supply, the INH pin is referenced to VOUT, not GND. Adding a level-shifter (U1) as shown in Figure 44, allows the INH control to be referenced to GND. A recommended level-shifter part # is DCX144EH-7 from Diodes Inc.

Pulling the input of U1 to GND applies a low voltage to the inhibit control pin and disables the output of the supply, shown in Figure 45. Releasing the input of U1 enables the device, which executes a soft-start power-up sequence, as shown in Figure 46. The device produces a regulated output voltage within 10 ms. The waveforms were measured with a 1.5-A constant current load.




Figure 44. Typical Inhibit Control




Figure 45. Inhibit Turn-Off




Figure 46. Inhibit Turn-On

### Slow-Start Circuit (SS)

Connecting the STSEL pin (Pin 29) to A\_VOUT while leaving SS pin (Pin 28) open, enables the internal SS capacitor with a slow-start interval of approximately 10 ms. Adding additional capacitance between the SS pin and A\_VOUT increases the slow-start time. Figure 47 shows an additional SS capacitor connected to the SS pin and the STSEL pin connected to A\_VOUT. See Table 8 below for SS capacitor values and timing interval.




Figure 47. Slow-Start Capacitor (C<sub>SS</sub>) and STSEL Connection

Table 8. Slow-Start Capacitor Values and Slow-Start Time

C <sub>SS</sub> (nF)	Open	10	15	22
SS Time (ms)	10	15	17	20

### Inrush Current

During turn-on, as the TPS84259 performs a slow-start sequence, an inrush current is induced as the output capacitors charge up. The inrush current is in addition to the DC input current. The amount of inrush current depends on the input voltage, output voltage and amount of output capacitance. Table 9 shows the typical inrush current for the input voltage, output voltage and the amount of output capacitance. Increasing the slow-start capacitor reduces the inrush current by slowing down the ramp of the output voltage. See Slow-Start Circuit (SS).


Table 9. Typical Inrush Current

Output Capacitance →		100 μF Ceramic	200 μF <sup>(1)</sup>	320 μF <sup>(1)</sup>	430 μF <sup>(1)</sup>
V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	Inrush Current (A)			
5	-3.3	0.1	0.1	0.1	0.1
	-5	0.1	0.2	0.2	0.3
	-12	0.3	0.8	1.2	1.8
	-15	0.4	1.3	2.5	3.6
12	-3.3	0.1	0.1	0.1	0.1
	-5	0.1	0.1	0.1	0.2
	-12	0.2	0.4	0.6	0.8
	-15	0.3	0.5	0.9	1.3
24	-3.3	0.1	0.1	0.1	0.1
	-5	0.1	0.1	0.2	0.2
	-12	0.2	0.2	0.3	0.5
	-15	0.3	0.3	0.5	0.7
36	-3.3	0.2	0.2	0.2	0.2
	-5	0.2	0.2	0.2	0.2
	-12	0.2	0.3	0.4	0.4

(1) This amount of capacitance includes the required 100 μF of ceramic capacitance with additional bulk capacitance.

### Input to Output Coupling Capacitor

Adding an input to output coupling capacitor ( $C_{IO}$ ) across  $V_{IN}$  to  $V_{OUT}$  as shown in Figure 48 can help reduce output voltage ripple and improve transient response. A typical value for  $C_{IO}$  is 2.2  $\mu\text{F}$  ceramic with a voltage rating greater than the sum of  $V_{IN} + |V_{OUT}|$ .



**Figure 48. Input to Output Coupling Capacitor**

### Overcurrent Protection

For protection against load faults, the TPS84259 incorporates cycle-by-cycle current limiting. During an overcurrent condition the output current is limited and the output voltage is reduced. If the output voltage drops more than 25%, the switching frequency is lowered to reduce power dissipation within the device. When the overcurrent condition is removed, the output voltage returns to the established voltage.

The TPS84259 is not designed to endure a sustained short circuit condition. The use of an output fuse, voltage supervisor circuit, or other overcurrent protection circuit is recommended.

### Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 180°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

## Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 49 through Figure 52 show a typical four layer PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and GND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated A\_VOUT copper area beneath the TPS84259.
- Isolate the PH copper area from the GND copper area using the VOUT copper area.
- Connect the VOUT and A\_VOUT copper areas at one point; at pins 8 & 9.
- Place  $R_{SET}$ ,  $R_{RT}$ , and  $C_{SS}$  as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.
- Use a dedicated sense line to connect  $R_{SET}$  to GND near the load for best regulation.




Figure 49. Typical Top-Layer Recommended Layout




Figure 50. Typical GND-Layer Recommended Layout




Figure 51. Typical VOUT-Layer Recommended Layout




Figure 52. Typical Bottom-Layer Recommended Layout

---

**Changes from Original (AUGUST 2012) to Revision A** **Page**

- Changed describing pins 8 & 9 not connected together internally. .... [5](#)
  - Added multiple layout layers to the recommended layout. .... [22](#)
- 

**Changes from Revision A (JUNE 2013) to Revision B** **Page**

- Changed incorrect  $R_{SET}$  value for  $-5.5 V_{OUT}$  in [Table 5](#). .... [14](#)
-



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS84259RKGR	ACTIVE	B1QFN	RKG	41	500	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-240C-168 HR	-40 to 85	(54260 ~ TPS84259)	<a href="#">Samples</a>
TPS84259RKGT	ACTIVE	B1QFN	RKG	41	250	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-240C-168 HR	-40 to 85	(54260 ~ TPS84259)	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS84259RKGR	B1QFN	RKG	41	500	330.0	24.4	9.35	11.35	3.1	16.0	24.0	Q1
TPS84259RKGT	B1QFN	RKG	41	250	330.0	24.4	9.35	11.35	3.1	16.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS84259RKGR	B1QFN	RKG	41	500	383.0	353.0	58.0
TPS84259RKGT	B1QFN	RKG	41	250	383.0	353.0	58.0

# MECHANICAL DATA

RKG (R-PB1QFN-N41)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  -  The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.