TPS61093-Q1 Low Input Boost Converter
With Integrated Power Diode and Input/Output Isolation

1 Features
- AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Junction Operating Temperature Range
- Input Range: 1.6-V to 6-V
- Integrated Power Diode and Isolation FET
- 20-V Internal Switch FET With 1.1-A Current
- Fixed 1.2-MHz Switching Frequency
- Efficiency at 15-V Output up to 88%
- Overload and Overvoltage Protection
- Programmable Soft Start-up
- Load Discharge Path After IC Shutdown
- 2.5 x 2.5 x 0.8 mm SON Package

2 Applications
- OLED Power Supply
- 3.3-V to 12-V, 5-V to 12-V Boost Converter

3 Description
The TPS61093-Q1 is a 1.2-MHz, fixed-frequency boost converter designed for high integration and high reliability. The IC integrates a 20-V power switch, input/output isolation switch, and power diode. When the output current exceeds the overload limit, the isolation switch of the IC opens up to disconnect the output from the input. This disconnection protects the IC and the input supply. The isolation switch also disconnects the output from the input during shut down to minimize leakage current. When the IC is shutdown, the output capacitor is discharged to a low voltage level by internal diodes. Other protection features include 1.1-A peak overcurrent protection (OCP) at each cycle, output overvoltage protection (OVP), thermal shutdown, and undervoltage lockout (UVLO).

With its 1.6-V minimum input voltage, the IC can be powered by two alkaline batteries, a single Li-ion battery, or 3.3-V and 5-V regulated supply. The output can be boosted up to 17-V. The TPS61093-Q1 is available in 2.5 mm x 2.5 mm SON package with thermal pad.

4 Simplified Schematic
# Table of Contents

1 Features ................................................................. 1
2 Applications .......................................................... 1
3 Description ............................................................ 1
4 Simplified Schematic ................................................ 1
5 Revision History ...................................................... 2
6 Pin Configuration and Functions ............................... 3
7 Specifications .......................................................... 4
  7.1 Absolute Maximum Ratings ................................. 4
  7.2 ESD Ratings ....................................................... 4
  7.3 Recommended Operating Conditions .................... 4
  7.4 Thermal Information .......................................... 4
  7.5 Electrical Characteristics .................................... 5
  7.6 Timing Requirements .......................................... 5
  7.7 Typical Characteristics ....................................... 6
8 Detailed Description ................................................ 8
  8.1 Overview ......................................................... 8
  8.2 Functional Block Diagram ..................................... 8
  8.3 Feature Description ............................................ 9
  8.4 Device Functional Modes .................................... 9
9 Application and Implementation ............................... 10
  9.1 Application Information ..................................... 10
  9.2 Typical Applications ......................................... 10
10 Power Supply Recommendations ............................. 17
11 Layout ................................................................. 17
  11.1 Layout Guidelines ............................................ 17
  11.2 Layout Example ............................................... 17
  11.3 Thermal Considerations .................................... 18
12 Device and Documentation Support ........................... 19
  12.1 Trademarks ..................................................... 19
  12.2 Electrostatic Discharge Caution .......................... 19
  12.3 Glossary ......................................................... 19
13 Mechanical, Packaging, and Orderable Information ....... 19

## Revision History

<table>
<thead>
<tr>
<th>DATE</th>
<th>REVISION</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>January 2015</td>
<td>*</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>
6 Pin Configuration and Functions

2.5 mm x 2.5 mm QFN
10 PIN
TOP VIEW

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>2 I</td>
<td>IC Supply voltage input.</td>
</tr>
<tr>
<td>VO</td>
<td>10 O</td>
<td>Output of the boost converter. When the output voltage exceeds the over voltage protection (OVP) threshold, the power switch turns off until VO drops below the over voltage protection hysteresis.</td>
</tr>
<tr>
<td>OUT</td>
<td>8 O</td>
<td>Isolation switch is between this pin and VO pin. Connect load to this pin for input/output isolation during IC shutdown. See Without Isolation FET for the tradeoff between isolation and efficiency.</td>
</tr>
<tr>
<td>GND</td>
<td>1 –</td>
<td>Ground of the IC.</td>
</tr>
<tr>
<td>CP1, CP2</td>
<td>3, 4</td>
<td>Connect to flying capacitor for internal charge pump.</td>
</tr>
<tr>
<td>EN</td>
<td>5 I</td>
<td>Enable pin (HIGH = enable). When the pin is pulled low for 1 ms, the IC turns off and consumes less than 1-μA current.</td>
</tr>
<tr>
<td>SS</td>
<td>6 I</td>
<td>Soft start pin. A RC network connecting to the SS pin programs soft start timing. See Start Up.</td>
</tr>
<tr>
<td>FB</td>
<td>7 I</td>
<td>Voltage feedback pin for output regulation, 0.5-V regulated voltage. An external resistor divider connected to this pin programs the regulated output voltage.</td>
</tr>
<tr>
<td>SW</td>
<td>9 I</td>
<td>Switching node of the IC where the internal PWM switch operates.</td>
</tr>
<tr>
<td>Thermal Pad</td>
<td>– –</td>
<td>It should be soldered to the ground plane. If possible, use thermal via to connect to ground plane for ideal power dissipation.</td>
</tr>
</tbody>
</table>
7  Specifications

7.1  Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)

<table>
<thead>
<tr>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage on pin VIN(^{(2)})</td>
<td>–0.3</td>
<td>7 V</td>
</tr>
<tr>
<td>Voltage on pins CP2, EN, and SS(^{(2)})</td>
<td>–0.3</td>
<td>7 V</td>
</tr>
<tr>
<td>Voltage on pin CP1 and FB(^{(2)})</td>
<td>–0.3</td>
<td>3 V</td>
</tr>
<tr>
<td>Voltage on pin SW, VO, and OUT(^{(2)})</td>
<td>–0.3</td>
<td>20 V</td>
</tr>
<tr>
<td>Operating Junction Temperature Range</td>
<td>–40</td>
<td>150 °C</td>
</tr>
<tr>
<td>(T_{\text{stg}}), Storage temperature range</td>
<td>–55</td>
<td>150 °C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under **Absolute Maximum Ratings** may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under **Recommended Operating Conditions** is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2  ESD Ratings

<table>
<thead>
<tr>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human body model (HBM), per AEC Q100-002(^{(1)})</td>
<td>±2000 V</td>
</tr>
<tr>
<td>Charged device model (CDM), per AEC Q100-011</td>
<td>±750 V</td>
</tr>
<tr>
<td>Corner pins (1, 5, 6, and 10)</td>
<td>±500 V</td>
</tr>
<tr>
<td>Other pins</td>
<td>±500 V</td>
</tr>
</tbody>
</table>

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3  Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_i) Input voltage range</td>
<td>1.6</td>
<td>6 V</td>
<td></td>
</tr>
<tr>
<td>(V_o) Output voltage range at VO pin</td>
<td></td>
<td>17 V</td>
<td></td>
</tr>
<tr>
<td>(L) Inductor(^{(1)})</td>
<td>2.2</td>
<td>4.7</td>
<td>10 μH</td>
</tr>
<tr>
<td>(C_{\text{in}}) Input capacitor</td>
<td>4.7</td>
<td></td>
<td>μF</td>
</tr>
<tr>
<td>(C_{\text{out}}) Output capacitor at OUT pin(^{(1)})</td>
<td>1</td>
<td>10 μF</td>
<td></td>
</tr>
<tr>
<td>(C_{\text{fly}}) Flying capacitor at CP1 and CP2 pins</td>
<td>10</td>
<td>nF</td>
<td></td>
</tr>
<tr>
<td>(T_J) Operating junction temperature</td>
<td>–40</td>
<td>125 °C</td>
<td></td>
</tr>
<tr>
<td>(T_A) Operating ambient temperature</td>
<td>–40</td>
<td>125 °C</td>
<td></td>
</tr>
</tbody>
</table>

(1) These values are recommended values that have been successfully tested in several applications. Other values may be acceptable in other applications but should be fully tested by the user.

7.4  Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>TPS60193-Q1</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R_{\text{JA}}) Junction-to-ambient thermal resistance</td>
<td>49.2</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{\text{JC(top)}}) Junction-to-case (top) thermal resistance</td>
<td>63.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{\text{JB}}) Junction-to-board thermal resistance</td>
<td>23.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\psi_{\text{JT}}) Junction-to-top characterization parameter</td>
<td>1.1</td>
<td></td>
</tr>
<tr>
<td>(\psi_{\text{JB}}) Junction-to-board characterization parameter</td>
<td>23.0</td>
<td></td>
</tr>
<tr>
<td>(R_{\text{JC(bot)}}) Junction-to-case (bottom) thermal resistance</td>
<td>5.7</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the **IC Package Thermal Metrics** application report, SPRA953.
### 7.5 Electrical Characteristics

VIN = 3.6 V, EN = VIN, \( T_A = T_J = -40°C \) to 125°C, typical values are at \( T_A = 25°C \) (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SUPPLY CURRENT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{IN} )</td>
<td>Input voltage range, VIN</td>
<td>1.6</td>
<td>6 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_Q )</td>
<td>Operating quiescent current into VIN</td>
<td>0.9</td>
<td>1.5 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{SD} )</td>
<td>Shutdown current ( EN = GND, VIN = 6 V )</td>
<td>5</td>
<td>( \mu )A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>UVLO</td>
<td>Undervoltage lockout threshold ( VIN ) falling</td>
<td>1.5</td>
<td>1.55 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{hys} )</td>
<td>Undervoltage lockout hysteresis</td>
<td>50</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ENABLE AND PWM CONTROL**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{ENH} )</td>
<td>EN logic high voltage VIN = 1.6 V to 6 V</td>
<td>1.2</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{ENL} )</td>
<td>EN logic low voltage VIN = 1.6 V to 6 V</td>
<td>0.3</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( R_{EN} )</td>
<td>EN pull down resistor</td>
<td>400</td>
<td>800</td>
<td>1600 ( k )Ω</td>
<td></td>
</tr>
</tbody>
</table>

**VOLTAGE CONTROL**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{FB} )</td>
<td>Voltage feedback regulation voltage</td>
<td>0.49</td>
<td>0.5</td>
<td>0.51 V</td>
<td></td>
</tr>
<tr>
<td>( I_{FB} )</td>
<td>Voltage feedback input bias current</td>
<td>100</td>
<td>nA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_s )</td>
<td>Oscillator frequency</td>
<td>1.0</td>
<td>1.2</td>
<td>1.4 MHz</td>
<td></td>
</tr>
<tr>
<td>( D_{max} )</td>
<td>Maximum duty cycle</td>
<td>( V_{FB} = 0.1 ) V</td>
<td>90%</td>
<td>93%</td>
<td></td>
</tr>
</tbody>
</table>

**POWER SWITCH, ISOLATION FET**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{DS(ON)N} )</td>
<td>N-channel MOSFET on-resistance VIN = 3 V</td>
<td>0.25</td>
<td>0.4 ( \Omega )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( R_{DS(ON)iso} )</td>
<td>Isolation FET on-resistance VO = 5 V</td>
<td>2.5</td>
<td>4 ( \Omega )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{LN_N} )</td>
<td>N-channel leakage current ( V_{DS} = 20 V )</td>
<td>3</td>
<td>( \mu )A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{LN_iso} )</td>
<td>Isolation FET leakage current ( V_{DS} = 20 V )</td>
<td>1</td>
<td>( \mu )A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_F )</td>
<td>Power diode forward voltage Current = 500 mA</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**OC, ILIM, OVP SC AND SS**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{IM} )</td>
<td>N-Channel MOSFET current limit</td>
<td>0.9</td>
<td>1.1</td>
<td>1.6 A</td>
<td></td>
</tr>
<tr>
<td>( V_{ovp} )</td>
<td>Over voltage protection threshold Measured on the VO pin</td>
<td>18</td>
<td>19</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{ovp_hys} )</td>
<td>Over voltage protection hysteresis</td>
<td>0.6</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{OL} )</td>
<td>Over load protection</td>
<td>200</td>
<td>300 mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**THERMAL SHUTDOWN**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{shutdown} )</td>
<td>Thermal shutdown threshold</td>
<td>150</td>
<td>°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{hysteresis} )</td>
<td>Thermal shutdown hysteresis</td>
<td>15</td>
<td>°C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 7.6 Timing Requirements

VIN = 3.6 V, EN = VIN, \( T_A = T_J = -40°C \) to 125°C, typical values are at \( T_A = 25°C \) (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{off} )</td>
<td>EN pulse width to shutdown EN high to low</td>
<td>1</td>
<td>ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{min_on} )</td>
<td>Minimum on pulse width</td>
<td>65</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
7.7 Typical Characteristics

Table 1. Table Of Graphs

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Efficiency vs Load current at OUT = 15 V</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Efficiency vs Load current at OUT = 10 V</td>
</tr>
<tr>
<td>Figure 3</td>
<td>FB voltage vs Free-air temperature</td>
</tr>
<tr>
<td>Figure 4</td>
<td>FB voltage vs Input voltage</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Switch current limit vs Free-air temperature</td>
</tr>
<tr>
<td>Figure 6</td>
<td>Line transient response VIN = 3.3 V to 3.6 V; Load = 50 mA</td>
</tr>
<tr>
<td>Figure 7</td>
<td>Load transient response VIN = 2.5 V; Load = 10 mA to 50 mA; Cff = 100 pF</td>
</tr>
<tr>
<td>Figure 8</td>
<td>PWM control in CCM VIN = 3.6 V; Load = 50 mA</td>
</tr>
<tr>
<td>Figure 9</td>
<td>PWM control in DCM VIN = 3.6 V; Load = 1 mA</td>
</tr>
<tr>
<td>Figure 10</td>
<td>Pulse skip mode VIN = 4.5 V; OUT = 10 V; No load</td>
</tr>
<tr>
<td>Figure 11</td>
<td>Soft start-up VIN = 3.6 V; Load = 50 mA</td>
</tr>
</tbody>
</table>

![Figure 1. Efficiency vs Load](image1)

![Figure 2. Efficiency vs Load](image2)

![Figure 3. FB Voltage vs. Free-Air Temperature](image3)

![Figure 4. FB Voltage vs. Input Voltage](image4)
Figure 5. Switch Current Limit vs. Free-Air Temperature
8 Detailed Description

8.1 Overview

The TPS61093-Q1 is a highly integrated boost regulator for up to 17-V output. In addition to the on-chip 1-A PWM switch and power diode, this IC also integrates an output-side isolation switch as shown in the functional block diagram. One common issue with conventional boost regulators is the conduction path from input to output even when the PWM switch is turned off. It creates three problems, which are inrush current during start-up, output leakage current during shutdown, and excessive over load current. In the TPS61093-Q1, the isolation switch turns off under shutdown-mode and over load conditions, thereby opening the current path. However, shorting the VO and OUT pins bypasses the isolation switch and enhances efficiency. Because the isolation switch is on the output side, the IC’s VIN pin and power stage input power (up to 10 V) can be separated.

The TPS61093-Q1 adopts current-mode control with constant pulse-width-modulation (PWM) frequency. The switching frequency is fixed at 1.2-MHz typical. PWM operation turns on the PWM switch at the beginning of each switching cycle. The input voltage is applied across the inductor and the inductor current ramps up. In this mode, the output capacitor is discharged by the load current. When the inductor current hits the threshold set by the error amplifier output, the PWM switch is turned off, and the power diode is forward-biased. The inductor transfers its stored energy to replenish the output capacitor. This operation repeats in the next switching cycle. The error amplifier compares the FB-pin voltage with an internal reference, and its output determines the duty cycle of the PWM switching. This closed-loop system requires frequency compensation for stable operation. The device has a built-in compensation circuit that can accommodate a wide range of input and output voltages. To avoid the sub-harmonic oscillation intrinsic to current-mode control, the IC also integrates slope compensation, which adds an artificial slope to the current ramp.

8.2 Functional Block Diagram
8.3 Feature Description

8.3.1 Shutdown And Load Discharge
When the EN pin is pulled low for 1-ms, the IC stops the PWM switch and turns off the isolation switch, providing isolation between input and output. The internal current path consisting of the isolation switch’s body diode and several parasitic diodes quickly discharges the output voltage to less than 3.3-V. Afterwards, the voltage is slowly discharged to zero by the leakage current. This protects the IC and the external components from high voltage in shutdown mode.

In shutdown mode, less than 5-μA of input current is consumed by the IC.

8.3.2 Over Load And Over Voltage Protection
If the over load current passing through the isolation switch is above the over load limit ($I_{OL}$) for 3-μs (typ), the TPS61093-Q1 is switched off until the fault is cleared and the EN pin toggles. The function only is triggered 52-ms after the IC is enabled.

To prevent the PWM switch and the output capacitor from exceeding maximum voltage ratings, an over voltage protection circuit turns off the boost switch as soon as the output voltage at the VO pin exceeds the OVP threshold. Simultaneously, the IC opens the isolation switch. The regulator resumes PWM switching after the VO pin voltage falls 0.6-V below the threshold.

8.3.3 Under Voltage Lockout (UVLO)
An under voltage lockout prevents improper operation of the device for input voltages below 1.55-V. When the input voltage is below the under voltage threshold, the entire device, including the PWM and isolation switches, remains off.

8.3.4 Thermal Shutdown
An internal thermal shutdown turns off the isolation and PWM switches when the typical junction temperature of 150°C is exceeded. The thermal shutdown has a hysteresis of 15°C, typical.

8.4 Device Functional Modes
The converter operates in continuous conduction mode (CCM) as soon as the input current increases above half the ripple current in the inductor, for lower load currents it switches into discontinuous conduction mode (DCM). If the load is further reduced, the part starts to skip pulses to maintain the output voltage.
9 Application and Implementation

9.1 Application Information

The following section provides a step-by-step design approach for configuring the TPS61093-Q1 as a voltage regulating boost converter, as shown in Figure 6.

9.2 Typical Applications

9.2.1 15V Output Boost Converter

![Figure 6. 15V Boost Converter with 100µF Output Capacitor](image)

### Table 2. Design Parameters

<table>
<thead>
<tr>
<th>PARAMETERS</th>
<th>VALUES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>4.2 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>15 V</td>
</tr>
<tr>
<td>Operating frequency</td>
<td>1.2 MHz</td>
</tr>
</tbody>
</table>
9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Output Program
To program the output voltage, select the values of R1 and R2 (see Figure 7) according to Equation 1.

\[
V_{\text{out}} = 0.5 \times \frac{R_1}{R_2} + 1
\]

\[
R_1 = R_2 \times \frac{V_{\text{out}}}{0.5\text{V}} - 1
\]

A recommended value for R2 is approximately 10-kΩ which sets the current in the resistor divider chain to 0.5V/10kΩ = 50-μA. The output voltage tolerance depends on the VFB accuracy and the resistor divider.

Figure 7. Resistor Divider to Program Output Voltage

9.2.1.2.2 Without Isolation FET
The efficiency of the TPS61093-Q1 can be improved by connecting the load to the VO pin instead of the OUT pin. The power loss in the isolation FET is then negligible, as shown in Figure 8. The tradeoffs when bypassing the isolation FET are:

- Leakage path between input and output causes the output to be a diode drop below the input voltage when the IC is in shutdown
- No overload circuit protection

When the load is connected to the VO pin, the output capacitor on the VO pin should be above 1-μF.

Figure 8. Efficiency vs. Load
9.2.1.2.3 Start Up

The TPS61093-Q1 turns on the isolation FET and PWM switch when the EN pin is pulled high. During the soft start period, the R and C network on the SS pin is charged by an internal bias current of 5-μA (typ). The RC network sets the reference voltage ramp up slope. Since the output voltage follows the reference voltage via the FB pin, the output voltage rise time follows the SS pin voltage until the SS pin voltage reaches 0.5-V. The soft start time is given by Equation 2.

\[ t_{SS} = \frac{0.5 \text{ V} \times C_5}{5 \text{ μA}} \]

where
- \( C_5 \) is the capacitor connected to the SS pin (2)

When the EN pin is pulled low to switch the IC off, the SS pin voltage is discharged to zero by the resistor R3. The discharge period depends on the RC time constant. Note that if the SS pin voltage is not discharged to zero before the IC is enabled again, the soft start circuit may not slow the output voltage startup and may not reduce the startup inrush current.

9.2.1.2.4 Switch Duty Cycle

The maximum switch duty cycle (D) of the TPS61093-Q1 is 90% (minimum). The duty cycle of a boost converter under continuous conduction mode (CCM) is given by:

\[ D = \frac{V_{out} + 0.8 \text{ V} - V_{in}}{V_{out} + 0.8 \text{ V}} \]

The duty cycle must be lower than the specification in the application; otherwise, the output voltage cannot be regulated.

The TPS61093-Q1 has a minimum ON pulse width once the PWM switch is turned on. As the output current drops, the device enters discontinuous conduction mode (DCM). If the output current drops extremely low, causing the ON time to be reduced to the minimum ON time, the TPS61093-Q1 enters pulse-skipping mode. In this mode, the device keeps the power switch off for several switching cycles to keep the output voltage in regulation. See Figure 14. The output current when the IC enters skipping mode is calculated with Equation 4.

\[ I_{out\_skip} = \frac{V_{in}^2 \times T_{min\_on}^2 \times f_{SW}}{2 \times (V_{out} + 0.8\text{ V} - V_{in}) \times L} \]

where
- \( T_{min\_on} \) = Minimum ON pulse width specification (typically 65-ns);
- \( L \) = Selected inductor value;
- \( f_{SW} \) = Converter switching frequency (typically 1.2-MHz) (4)
9.2.1.2.5 Inductor Selection

Because the selection of the inductor affects steady state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance. Considering inductor value alone is not enough.

The saturation current of the inductor should be higher than the peak switch current as calculated in Equation 5.

\[
\begin{align*}
I_{L_{\text{peak}}} &= I_{L_{\text{DC}}} + \frac{\Delta I_L}{2} \\
I_{L_{\text{DC}}} &= \frac{V_{\text{out}} \times I_{\text{out}}}{V_{\text{in}} \times \eta} \\
\Delta I_L &= \frac{1}{L \times f_{\text{SW}} \times \left(\frac{1}{V_{\text{out}} + 0.8 \text{V} - V_{\text{IN}}} + \frac{1}{V_{\text{IN}}} \right)}
\end{align*}
\]

where
- \( I_{L_{\text{peak}}} \) = Peak switch current
- \( I_{L_{\text{DC}}} \) = Inductor average current
- \( \Delta I_L \) = Inductor peak to peak current
- \( \eta \) = Estimated converter efficiency

Normally, it is advisable to work with an inductor peak-to-peak current of less than 30% of the average inductor current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. Also, the inductor value should not be outside the 2.2-\( \mu \)H to 10-\( \mu \)H range in the recommended operating conditions table. Otherwise, the internal slope compensation and loop compensation components are unable to maintain small signal control loop stability over the entire load range. Table 3 lists the recommended inductor for the TPS61093-Q1.

### Table 3. Recommended Inductors for the TPS61093-Q1

<table>
<thead>
<tr>
<th>Part Number</th>
<th>L (( \mu )H)</th>
<th>DCR Max (m( \Omega ))</th>
<th>Saturation Current (A)</th>
<th>Size (L×W×H mm)</th>
<th>Vendor</th>
</tr>
</thead>
<tbody>
<tr>
<td>#A915_Y-4R7M</td>
<td>4.7</td>
<td>45</td>
<td>1.5</td>
<td>5.2x5.2x3.0</td>
<td>Toko</td>
</tr>
<tr>
<td>#A915_Y-100M</td>
<td>10</td>
<td>90</td>
<td>1.09</td>
<td>5.2x5.2x3.0</td>
<td>Toko</td>
</tr>
<tr>
<td>VLS4012-4R7M</td>
<td>4.7</td>
<td>132</td>
<td>1.1</td>
<td>4.0x4.0x1.2</td>
<td>TDK</td>
</tr>
<tr>
<td>VLS4012-100M</td>
<td>10</td>
<td>240</td>
<td>0.82</td>
<td>4.0x4.0x1.2</td>
<td>TDK</td>
</tr>
<tr>
<td>CDRH3D23/HP</td>
<td>10</td>
<td>198</td>
<td>1.02</td>
<td>4.0x4.0x2.5</td>
<td>Sumida</td>
</tr>
<tr>
<td>LPS5030-103ML</td>
<td>10</td>
<td>127</td>
<td>1.4</td>
<td>5.0x5.0x3.0</td>
<td>Coilcraft</td>
</tr>
</tbody>
</table>

9.2.1.2.6 Input And Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. This ripple voltage is related to the capacitor’s capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by:

\[
C_{\text{out}} = \frac{D \times I_{\text{out}}}{F_{\text{s}} \times V_{\text{ripple}}}
\]

where
- \( V_{\text{ripple}} \) = peak to peak output ripple

The ESR impact on the output ripple must be considered if tantalum or electrolytic capacitors are used. Care must be taken when evaluating a ceramic capacitor’s derating under dc bias, aging, and ac signal. For example, larger form factor capacitors (in 1206 size) have their self resonant frequencies in the range of the switching frequency. So the effective capacitance is significantly lower. The dc bias can also significantly reduce capacitance. A ceramic capacitor can lose as much as 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage.
A 4.7-μF (minimum) input capacitor is recommended. The output requires a capacitor in the range of 1 μF to 10 μF. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable.

The popular vendors for high value ceramic capacitors are:
- TDK (http://www.component.tdk.com/components.php)
- Murata (http://www.murata.com/cap/index.html)

### 9.2.1.2.7 Small Signal Stability

The TPS61093-Q1 integrates slope compensation and the RC compensation network for the internal error amplifier. Most applications will be control loop stable if the recommended inductor and input/output capacitors are used. For those few applications that require components outside the recommended values, the internal error amplifier’s gain and phase are presented in Figure 9.

**Figure 9. Bode Plot of Error Amplifier Gain and Phase**

![Bode Plot](image)

The RC compensation network generates a pole $f_{p-ea}$ of 57-kHz and a zero $f_{z-ea}$ of 1.9-kHz, shown in Figure 9. Use Equation 7 to calculate the output pole, $f_p$, of the boost converter. If $f_p \ll f_{z-ea}$ due to a large capacitor beyond 10 μF, for example, a feed forward capacitor on the resistor divider, as shown in Figure 9, is necessary to generate an additional zero $f_{z-f}$ to improve the loop phase margin and improve the load transient response.

The low frequency pole $f_{p-f}$ and zero $f_{z-f}$ generated by the feed forward capacitor are given by Equation 8 and Equation 9:

\[
 f_p = \frac{1}{\pi \times R_O \times C_O} \quad \text{(a)}
\]

\[
 f_{p-f} = \frac{1}{2\pi \times R2 \times C_{ff}} \quad \text{(b)}
\]

\[
 f_{z-f} = \frac{1}{2\pi \times R1 \times C_{ff}} \quad \text{(c)}
\]

where
- $C_{ff}$ = the feed-forward capacitor

For example, in the typical application circuitry (see Figure 7), the output pole $f_p$ is approximately 1-kHz. When the output capacitor is increased to 100-μF, then the $f_p$ is reduced to 10-Hz. Therefore, a feed-forward capacitor of 10-nF compensates for the low frequency pole.
A feed forward capacitor that sets $f_z$ near 10-kHz improves the load transient response in most applications, as shown in Figure 11.

9.2.1.3 Application Curves

![Figure 10. 3.3V to 3.6V Line Transient Response](image1)

![Figure 11. 10mA to 50mA Load Transient Response](image2)

![Figure 12. PWM Control in CCM](image3)

![Figure 13. PWM Control in DCM](image4)

![Figure 14. Pulse Skip Mode at Light Load](image5)

![Figure 15. Soft Start-Up](image6)
9.2.2 10 V, –10 V Dual Output Boost Converter

9.2.2.1 Design Requirements

Table 4. Design Parameters

<table>
<thead>
<tr>
<th>PARAMETERS</th>
<th>VALUES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>10 V/–10 V</td>
</tr>
<tr>
<td>Operating frequency</td>
<td>1.2 MHz</td>
</tr>
</tbody>
</table>

9.2.2.2 Detailed Design Procedure

Refer to Detailed Design Procedure for the 15V Output Boost Converter.

9.2.2.3 Application Curves

Figure 16. Soft Startup Waveform, 10 V, -10 V Dual Output Boost Converter
10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 1.6 V to 6 V. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS61093-Q1.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high frequency noise (e.g., EMI), proper layout of the high frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin and always use a ground plane under the switching regulator to minimize interplane coupling. The high current path including the switch and output capacitor contains nanosecond rise and fall times and should be kept as short as possible. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

11.2 Layout Example
11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation of the TPS61093-Q1. Calculate the maximum allowable dissipation, \( P_{D\text{(max)}} \), and keep the actual dissipation less than or equal to \( P_{D\text{(max)}} \). The maximum-power-dissipation limit is determined using the following equation:

\[
P_{D\text{(max)}} = \frac{125^\circ C - T_A}{R_{\theta JA}}
\]

where

- \( T_A \) is the maximum ambient temperature for the application
- \( R_{\theta JA} \) is the thermal resistance junction-to-ambient given in Power Dissipation Table (10)

The TPS61093-Q1 comes in a thermally enhanced SON package. This package includes a thermal pad that improves the thermal capabilities of the package. The \( R_{\theta JA} \) of the SON package greatly depends on the PCB layout and thermal pad connection. The thermal pad must be soldered to the analog ground on the PCB. Using thermal vias underneath the thermal pad.
12 Device and Documentation Support

12.1 Trademarks
All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.3 Glossary
SLYZ022 — Ti Glossary.
This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PIns</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS61093QDSKRQ1</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DSK</td>
<td>10</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>093Q</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE:** Product device recommended for new designs.
- **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
- **OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS61093-Q1 :

- Catalog: TPS61093

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
**TAPE AND REEL INFORMATION**

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS61093QDSKRQ1</td>
<td>SON</td>
<td>DSK</td>
<td>10</td>
<td>3000</td>
<td>180.0</td>
<td>8.4</td>
<td>2.8</td>
<td>2.8</td>
<td>1.0</td>
<td>4.0</td>
<td>8.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>

**TAPE DIMENSIONS**
- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers

**REEL DIMENSIONS**
- Reel Diameter
- Reel Width (W1)

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

Sprocket Holes

User Direction of Feed

Pocket Quadrants
TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS61093QDSKRQ1</td>
<td>SON</td>
<td>DSK</td>
<td>10</td>
<td>3000</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Small Outline No–Lead (SON) package configuration.
⚠️ The package thermal pad must be soldered to the board for thermal and mechanical performance.
See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![Exposed Thermal Pad Dimensions](image)

NOTE: All linear dimensions are in millimeters.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-SM-782 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com (http://www.ti.com).
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers must remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET, TRADE SECRETS, MASK WORK, TRADE NAME, TRADE MARK, TRADEMARK, TRADEMARKS, NAME, NAME RIGHTS, NAME RIGHTS OF TRADE, NAME RIGHTS OF TRADEMARKS, NAME RIGHTS OF service marks, or right of any kind, title, name, title rights, privacy right, property right, or any other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated