



14 Bit, 105 MSPS

# Analog-to-Digital Converter

### **FEATURES**

- 14 Bit Resolution
- 105 MSPS Maximum Sample Rate
- SNR = 74 dBc at 105 MSPS and 50-MHz IF
- SFDR = 93 dBc at 105 MSPS and 50-MHz IF
- 2.2 V<sub>pp</sub> Differential Input Range
- 5 V Supply Operation
- 3.3 V CMOS Compatible Outputs
- 1.9 W Total Power Dissipation
- 2s Complement Output Format
- On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit

- 52 Pin HTQFP Package With Exposed Heatsink
- Pin Compatible to the AD6644/45
- Industrial Temperature Range = −40°C to 85°C

SLWS157B - JANUARY 2005 - REVISED JANUARY 2010

### **APPLICATIONS**

- Single and Multichannel Digital Receivers
- Base Station Infrastructure
- Instrumentation
- Video and Imaging

#### RELATED DEVICES

• Clocking: CDC7005


Amplifiers: OPA695, THS4509

### **DESCRIPTION**

The ADS5424 is a 14 bit 105 MSPS analog-to-digital converter (ADC) that operates from a 5 V supply, while providing 3.3 V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip Track and Hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2 V<sub>PP</sub> input range, simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

The ADS5424 is available in a 52 pin HTQFP with heatsink package and is pin compatible to the AD6645. The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full industrial temperature range (–40°C to 85°C).

### **FUNCTIONAL BLOCK DIAGRAM**



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





#### NOTE:

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

|                   |                                   | ADS5424                            | UNIT |
|-------------------|-----------------------------------|------------------------------------|------|
| Committee ma      | AV <sub>DD</sub> to GND           | 6                                  | V    |
| Supply voltage    | DRV <sub>DD</sub> to GND          | 5                                  | V    |
| Analog input to 0 | -0.3 to<br>AV <sub>DD</sub> + 0.3 | V                                  |      |
| Clock input to G  | ND                                | -0.3 to<br>AV <sub>DD</sub> + 0.3  | V    |
| CLK to CLK        |                                   | ±2.5                               | V    |
| Digital data outp | ut to GND                         | -0.3 to<br>DRV <sub>DD</sub> + 0.3 | V    |
| Operating temper  | erature range                     | -40 to 85                          | °C   |
| Maximum junction  | on temperature                    | 150                                | °C   |
| Storage tempera   | ture range                        | -65 to 150                         | °C   |

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

### THERMAL CHARACTERISTICS(1)

| PARAMETER     | TEST<br>CONDITIONS                   | TYP  | UNIT |
|---------------|--------------------------------------|------|------|
| $\theta_{JA}$ | Soldered slug, no airflow            | 22.5 | °C/W |
| $\theta_{JA}$ | Soldered slug,<br>200-LPFM airflow   | 15.8 | °C/W |
| $\theta_{JA}$ | Unsoldered slug, no airflow          | 33.3 | °C/W |
| $\theta_{JA}$ | Unsoldered slug,<br>200-LPFM airflow | 25.9 | °C/W |
| θЈС           | Bottom of package (heatslug)         | 2    | °C/W |

<sup>(1)</sup> Using 25 thermal vias (5 x 5 array). See the Application Section.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because small parametric changes could cause the device not to meet its published specifications.

### RECOMMENDED OPERATING CONDITIONS

| PARAMETER   | MIN  | TYP | MAX  | UNIT            |
|---|------|-----|------|-----------------|
| Supplies  |      |     |      |                 |
| Analog supply voltage, AV <sub>DD</sub>                 | 4.75 | 5   | 5.25 | V               |
| Output driver supply voltage, DRV <sub>DD</sub>         | 3    | 3.3 | 3.6  | V               |
| Analog Input  |      |     |      |                 |
| Differential input range                                |      | 2.2 |      | $V_{PP}$        |
| Input common-mode voltage, V <sub>CM</sub>              |      | 2.4 |      | V               |
| Digital Output  |      |     |      |                 |
| Maximum output load                                     |      | 10  |      | pF              |
| Clock Input   |      |     |      |                 |
| ADCLK input sample rate (sine wave) 1/t <sub>C</sub>    | 30   |     | 105  | MSPS            |
| Clock amplitude, sine wave, differential <sup>(1)</sup> |      | 3   |      | V <sub>PP</sub> |
| Clock duty cycle <sup>(2)</sup>                         |      | 50% |      |                 |
| Open free-air temperature range                         | -40  |     | 85   | °C              |

- (1) See Figure 22 and Figure 23 for more information.
- (2) See Figure 21 for more information.



### **ELECTRICAL CHARACTERISTICS**

Over full temperature range ( $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ ), sampling rate = 105 MSPS, 50% clock duty cycle,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, -1 dBFS differential input, and 3 V<sub>PP</sub> differential sinusoidal clock, unless otherwise noted

| PARAMETER  | TEST CONDIT  | TEST CONDITIONS             |       |        |     | UNIT     |
|--|--|-----------------------------|-------|--------|-----|----------|
| Resolution                                       |  |                             |       | 14     |     | Bits     |
| Analog Inputs                                    | <u> </u>   |                             |       |        |     | •        |
| Differential input range                         |  |                             |       | 2.2    |     | $V_{PP}$ |
| Differential input resistance                    | See Figure 32  |                             |       | 1      |     | kΩ       |
| Differential input capacitance                   | See Figure 32  |                             |       | 1.5    |     | pF       |
| Analog input bandwidth                           |  |                             |       | 570    |     | MHz      |
| Internal Reference Voltages                      | •  |                             |       |        |     | •        |
| Reference voltage, V <sub>REF</sub>              |  |                             |       | 2.4    |     | V        |
| Dynamic Accuracy                                 | •  |                             |       |        |     | •        |
| No missing codes                                 |  |                             |       | Tested |     |          |
| Differential linearity error, DNL                | f <sub>IN</sub> = 5 MHz                                    |                             | -0.95 | ±0.5   | 1.5 | LSB      |
| Integral linearity error, INL                    | f <sub>IN</sub> = 5 MHz                                    |                             |       | ±1.5   |     | LSB      |
| Offset error                                     |  |                             | -5    | 0      | 5   | mV       |
| Offset temperature coefficient                   |  |                             |       | 1.7    |     | ppm/°C   |
| Gain error                                       |  |                             | -5    | 0.9    | 5   | %FS      |
| PSRR   |  |                             |       | 1      |     | mV/V     |
| Gain temperature coefficient                     |  |                             |       | 77     |     | ppm/°C   |
| Power Supply                                     | •  |                             |       |        |     |          |
| Analog gunnhi gurrant I                          | V full cools f 70 MHz                                      | F <sub>S</sub> = 92.16 MSPS |       | 355    |     | A        |
| Analog supply current, I <sub>AVDD</sub>         | $V_{IN}$ = full scale, $f_{IN}$ = 70 MHz                   | F <sub>S</sub> = 105 MSPS   |       | 355    | 410 | mA       |
| Output buffer aupply aurrent 1                   | V - full cools f - 70 MHz                                  | F <sub>S</sub> = 92.16 MSPS |       | 38     |     | mA       |
| Output buffer supply current, I <sub>DRVDD</sub> | $V_{IN}$ = full scale, $f_{IN}$ = 70 MHz                   | F <sub>S</sub> = 105 MSPS   |       | 40     | 47  | IIIA     |
| Power dissipation                                | Total power with 10-pF load                                | F <sub>S</sub> = 92.16 MSPS |       | 1.9    |     | W        |
| rowei uissipalion                                | on each digital output to ground, f <sub>IN</sub> = 70 MHz | F <sub>S</sub> = 105 MSPS   |       | 1.9    | 2.2 | VV       |
| Power-up time                                    |  | F <sub>S</sub> = 105 MSPS   |       | 20     | 100 | ms       |



### **ELECTRICAL CHARACTERISTICS**

Over full temperature range ( $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ ), sampling rate = 105 MSPS, 50% clock duty cycle,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, -1 dBFS differential input, and 3  $V_{PP}$  differential sinusoidal clock, unless otherwise noted

| PARAMETER                           |                           | TEST CONDITIONS             | MIN  | TYP  | MAX | UNIT |  |  |
|-------------------------------------|---------------------------|-----------------------------|------|------|-----|------|--|--|
| Dynamic AC Characteristics          |                           |                             |      |      |     |      |  |  |
|                                     | f <sub>IN</sub> = 10 MHz  | F <sub>S</sub> = 92.16 MSPS |      | 74.5 |     | dBc  |  |  |
|                                     | IIN = 10 IVII IZ          | F <sub>S</sub> = 105 MSPS   |      | 74.4 |     | ubc  |  |  |
|                                     | f <sub>IN</sub> = 30 MHz  | F <sub>S</sub> = 92.16 MSPS |      | 74.4 |     | dBc  |  |  |
|                                     | IIN = 30 MHZ              | F <sub>S</sub> = 105 MSPS   | 73   | 74.3 |     | dBc  |  |  |
|                                     | f <sub>IN</sub> = 50 MHz  | F <sub>S</sub> = 92.16 MSPS |      | 74.2 |     | dBc  |  |  |
|                                     | 1 N = 30 W1 12            | F <sub>S</sub> = 105 MSPS   |      | 74.2 |     | ubc  |  |  |
| Signal to poince ratio SNIP         | f 70 MH-                  | F <sub>S</sub> = 92.16 MSPS |      | 74   |     | dBc  |  |  |
| Signal-to-noise ratio, SNR          | f <sub>IN</sub> = 70 MHz  | F <sub>S</sub> = 105 MSPS   | 72.5 | 74   |     | ubc  |  |  |
|                                     | f = 100 MHz               | F <sub>S</sub> = 92.16 MSPS |      | 73.5 |     | dBc  |  |  |
|                                     | f <sub>IN</sub> = 100 MHz | F <sub>S</sub> = 105 MSPS   |      | 73.5 |     | ubc  |  |  |
|                                     | f 170 MHz                 | F <sub>S</sub> = 92.16 MSPS |      | 72   |     | dDa  |  |  |
|                                     | f <sub>IN</sub> = 170 MHz | F <sub>S</sub> = 105 MSPS   |      | 72   |     | dBc  |  |  |
|                                     | f 220 MH=                 | F <sub>S</sub> = 92.16 MSPS |      | 71.5 |     | dDa  |  |  |
|                                     | f <sub>IN</sub> = 230 MHz | F <sub>S</sub> = 105 MSPS   |      | 71.5 |     | dBc  |  |  |
|                                     | f 40 MH                   | F <sub>S</sub> = 92.16 MSPS |      | 94   |     | dD.  |  |  |
|                                     | $f_{IN} = 10 \text{ MHz}$ | F <sub>S</sub> = 105 MSPS   |      | 93   |     | dBc  |  |  |
|                                     | f <sub>IN</sub> = 30 MHz  | F <sub>S</sub> = 92.16 MSPS |      | 95   |     | dBc  |  |  |
|                                     |                           | F <sub>S</sub> = 105 MSPS   | 85   | 95   |     | dBc  |  |  |
|                                     | f <sub>IN</sub> = 50 MHz  | F <sub>S</sub> = 92.16 MSPS |      | 94   |     | JD.  |  |  |
|                                     |                           | F <sub>S</sub> = 105 MSPS   |      | 93   |     | dBc  |  |  |
| Courier tree discourie serve CEDD   | f <sub>IN</sub> = 70 MHz  | F <sub>S</sub> = 92.16 MSPS |      | 89   |     | dD.  |  |  |
| Spurious-free dynamic range, SFDR   |                           | F <sub>S</sub> = 105 MSPS   |      | 88   |     | dBc  |  |  |
|                                     | f 400 MUL                 | F <sub>S</sub> = 92.16 MSPS |      | 88   |     | JD.  |  |  |
|                                     | f <sub>IN</sub> = 100 MHz | F <sub>S</sub> = 105 MSPS   |      | 87   |     | dBc  |  |  |
|                                     | f 470 MILE                | F <sub>S</sub> = 92.16 MSPS |      | 73   |     | JD - |  |  |
|                                     | f <sub>IN</sub> = 170 MHz | F <sub>S</sub> = 105 MSPS   |      | 73   |     | dBc  |  |  |
|                                     | f 000 NALL                | F <sub>S</sub> = 92.16 MSPS |      | 64   |     | JD - |  |  |
|                                     | f <sub>IN</sub> = 230 MHz | F <sub>S</sub> = 105 MSPS   |      | 64   |     | dBc  |  |  |
|                                     | f 40 MUL                  | F <sub>S</sub> = 92.16 MSPS |      | 74.4 |     | JD - |  |  |
|                                     | $f_{IN} = 10 \text{ MHz}$ | F <sub>S</sub> = 105 MSPS   |      | 74.3 |     | dBc  |  |  |
|                                     | f 00 MILE                 | F <sub>S</sub> = 92.16 MSPS |      | 74.3 |     | JD.  |  |  |
|                                     | $f_{IN} = 30 \text{ MHz}$ | F <sub>S</sub> = 105 MSPS   | 72.8 | 74.3 |     | dBc  |  |  |
|                                     | f 50 MH                   | F <sub>S</sub> = 92.16 MSPS |      | 74.1 |     | JD.  |  |  |
|                                     | $f_{IN} = 50 \text{ MHz}$ | F <sub>S</sub> = 105 MSPS   |      | 74   |     | dBc  |  |  |
| O'mand to make a distantian OINIAD  | f 70 MILE                 | F <sub>S</sub> = 92.16 MSPS |      | 74   |     | -ID- |  |  |
| Signal-to-noise + distortion, SINAD | $f_{IN} = 70 \text{ MHz}$ | F <sub>S</sub> = 105 MSPS   |      | 73.9 |     | dBc  |  |  |
|                                     | £ 400 MIL                 | F <sub>S</sub> = 92.16 MSPS |      | 73.3 |     | ۹D-  |  |  |
|                                     | f <sub>IN</sub> = 100 MHz | F <sub>S</sub> = 105 MSPS   |      | 73.3 |     | dBc  |  |  |
|                                     |                           | F <sub>S</sub> = 92.16 MSPS |      | 69.3 |     |      |  |  |
|                                     | f <sub>IN</sub> = 170 MHz | F <sub>S</sub> = 105 MSPS   |      | 69.1 |     | dBc  |  |  |
|                                     | 1                         | F <sub>S</sub> = 92.16 MSPS |      | 63.4 |     | ı.   |  |  |
|                                     | f <sub>IN</sub> = 230 MHz | F <sub>S</sub> = 105 MSPS   |      | 63.4 |     | dBc  |  |  |



### **ELECTRICAL CHARACTERISTICS**

Over full temperature range ( $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ ), sampling rate = 105 MSPS, 50% clock duty cycle,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, -1 dBFS differential input, and 3  $V_{PP}$  differential sinusoidal clock, unless otherwise noted

| PARAMETER                             | TEST CONDITIONS           | MIN TYP MAX | UNIT |  |  |
|---------------------------------------|---------------------------|-------------|------|--|--|
|                                       | f <sub>IN</sub> = 10 MHz  | 100         | dBc  |  |  |
|                                       | f <sub>IN</sub> = 30 MHz  | 105         | dBc  |  |  |
|                                       | f <sub>IN</sub> = 50 MHz  | 98          | dBc  |  |  |
| Second harmonic, HD2                  | f <sub>IN</sub> = 70 MHz  | 98          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 100 MHz | 98          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 170 MHz | 98          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 230 MHz | 96          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 10 MHz  | 93          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 30 MHz  | dBc         |      |  |  |
| Third have a six LIDO                 | f <sub>IN</sub> = 50 MHz  | 93          | dBc  |  |  |
| Third harmonic, HD3                   | f <sub>IN</sub> = 100 MHz | 87          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 170 MHz | 73          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 230 MHz | 64          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 10 MHz  | 93          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 30 MHz  | 95          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 50 MHz  | 93          | dBc  |  |  |
| Worst-harmonic / spur (other than HD2 | f <sub>IN</sub> = 70 MHz  | 88          | dBc  |  |  |
| and HD3)                              | f <sub>IN</sub> = 100 MHz | dBc         |      |  |  |
|                                       | f <sub>IN</sub> = 170 MHz | 88          | dBc  |  |  |
|                                       | f <sub>IN</sub> = 230 MHz | 230 MHz 88  |      |  |  |
| RMS idle channel noise                | Input pins tied together  | 0.9         | LSB  |  |  |

### **DIGITAL CHARACTERISTICS**

Over full temperature range ( $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C),  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, unless otherwise noted

| PARAMETER                 | TEST CONDITIONS                  | MIN | TYP                  | MAX | UNIT |
|---------------------------|----------------------------------|-----|----------------------|-----|------|
| Digital Outputs           |                                  |     |                      |     |      |
| Low-level output voltage  | $C_{LOAD} = 10 \text{ pF}^{(1)}$ |     | 0.1                  | 0.6 | V    |
| High-level output voltage | $C_{LOAD} = 10 \text{ pF}^{(1)}$ | 2.6 | 3.2                  |     | V    |
| Output capacitance        |                                  |     | 3                    |     | pF   |
| DMID                      |                                  |     | DRV <sub>DD</sub> /2 |     | ٧    |

<sup>(1)</sup> Equivalent capacitance to ground of (load + parasitics of transmission lines).



### TIMING CHARACTERISTICS(3)

Over full temperature range,  $AV_{DD} = 5 \text{ V}$ ,  $DRV_{DD} = 3.3 \text{ V}$ , sampling rate = 105 MSPS

| DESCRIPTION   | MIN   | TYP   | MAX   | UNIT                 |
|---|---|---|---|----------------------|
| •   | •   |   |   | •                    |
| Aperture delay  |   | 500   |   | ps                   |
| Clock slope independent aperture uncertainity (jitter)                        |   | 150   |   | fs                   |
| Clock slope dependent jitter factor   |   | 50  |   | μV                   |
|   |   |   |   |                      |
| Clock period  |   | 9.5   |   | ns                   |
| Clock pulsewidth high   |   | 4.75  |   | ns                   |
| Clock pulsewidth low  |   | 4.75  |   | ns                   |
| RY)   |   |   |   |                      |
| Clock rising 50% to DRY falling 50%   | 2.8   | 3.9   | 4.7   | ns                   |
| Clock rising 50% to DRY rising 50%  |   | t <sub>DR</sub> +   |   | ns                   |
| Clock rising 50% to DRY rising 50% with 50% duty cycle clock                  | 7.6   | 8.7   | 9.5   | ns                   |
|   |   |   |   |                      |
| Data V <sub>OL</sub> to data V <sub>OH</sub> (rise time)                      |   | 2   |   | ns                   |
| Data V <sub>OH</sub> to data V <sub>OL</sub> (fall time)                      |   | 2   |   | ns                   |
| Latency   |   | 3   |   | Cycles               |
| Valid DATA <sup>(2)</sup> to clock 50% with 50% duty cycle clock (setup time) | 1.8   | 3.4   |   | ns                   |
| Clock 50% to invalid DATA <sup>(2)</sup> (hold time)                          | 2.6   | 3.6   |   | ns                   |
| TA, OVR <sup>(4)</sup>  | •   |   |   |                      |
| Valid DATA <sup>(2)</sup> to DRY 50% with 50% duty cycle clock (setup time)   | 1.8   | 2.6   |   | ns                   |
| DRY 50% to invalid DATA <sup>(2)</sup> with 50% duty cycle clock (hold time)  | 3.9   | 4.4   |   | ns                   |
|   | Aperture delay  Clock slope independent aperture uncertainity (jitter)  Clock slope dependent jitter factor  Clock period  Clock pulsewidth high  Clock pulsewidth low  RY)  Clock rising 50% to DRY falling 50%  Clock rising 50% to DRY rising 50%  Clock rising 50% to DRY rising 50% with 50% duty cycle clock  Data V <sub>OL</sub> to data V <sub>OH</sub> (rise time)  Data V <sub>OH</sub> to data V <sub>OL</sub> (fall time)  Latency  Valid DATA <sup>(2)</sup> to clock 50% with 50% duty cycle clock (setup time)  Clock 50% to invalid DATA <sup>(2)</sup> (hold time)  ITA, OVR <sup>(4)</sup> Valid DATA <sup>(2)</sup> to DRY 50% with 50% duty cycle clock (setup time) | Aperture delay  Clock slope independent aperture uncertainity (jitter)  Clock slope dependent jitter factor  Clock period  Clock pulsewidth high  Clock pulsewidth low  RY)  Clock rising 50% to DRY falling 50%  Clock rising 50% to DRY rising 50%  Clock rising 50% to DRY rising 50%  Clock rising 50% to DRY rising 50% with 50% duty cycle clock  7.6  Data V <sub>OL</sub> to data V <sub>OH</sub> (rise time)  Data V <sub>OH</sub> to data V <sub>OL</sub> (fall time)  Latency  Valid DATA <sup>(2)</sup> to clock 50% with 50% duty cycle clock (setup time)  1.8  Clock 50% to invalid DATA <sup>(2)</sup> (hold time)  Z.6  ITA, OVR <sup>(4)</sup> Valid DATA <sup>(2)</sup> to DRY 50% with 50% duty cycle clock (setup time)  1.8 | Aperture delay 500 Clock slope independent aperture uncertainity (jitter) 150 Clock slope dependent jitter factor 50  Clock period 9.5 Clock pulsewidth high 4.75 Clock pulsewidth low 4.75 Clock pulsewidth low 4.75  Clock rising 50% to DRY falling 50% 2.8 3.9 Clock rising 50% to DRY rising 50% 4 Clock rising 50% to DRY rising 50% 50% 6  Lock rising 50% to DRY rising 50% 6  Data V <sub>OL</sub> to data V <sub>OH</sub> (rise time) 2 Latency 3 Valid DATA <sup>(2)</sup> to clock 50% with 50% duty cycle clock (setup time) 1.8 3.4 Clock 50% to invalid DATA <sup>(2)</sup> (hold time) 2.6 3.6  ITA, OVR <sup>(4)</sup> Valid DATA <sup>(2)</sup> to DRY 50% with 50% duty cycle clock (setup time) 1.8 2.6 | Aperture delay   500 |

<sup>(1)</sup> See Figure 21 for more information.(2) See V<sub>OH</sub> and V<sub>OL</sub> levels.

<sup>(4)</sup> Data is updated with clock rising edge or DRY falling edge.





Figure 1. Timing Diagram

<sup>(3)</sup> All values obtained from design and characterization.



### **PIN CONFIGURATION**



### **PIN ASSIGNMENTS**

| TER               | MINAL   |  |  |  |  |  |  |
|-------------------|---|--|--|--|--|--|--|
| NAME              | NO.   | DESCRIPTION  |  |  |  |  |  |
| DRV <sub>DD</sub> | 1, 33, 43   | 3.3 V power supply, digital output stage only                                    |  |  |  |  |  |
| GND               | 2, 4, 7, 10, 13, 15,<br>17, 19, 21, 23, 25,<br>27, 29, 34, 42 | Ground   |  |  |  |  |  |
| VREF              | 3   | 2.4 V reference. Bypass to ground with a 0.1-μF microwave chip capacitor.        |  |  |  |  |  |
| CLK               | 5   | Clock input. Conversion initiated on rising edge.                                |  |  |  |  |  |
| CLK               | 6   | Complement of CLK, differential input  |  |  |  |  |  |
| $AV_{DD}$         | 8, 9, 14, 16, 18,<br>22, 26, 28, 30                           | 5 V analog power supply  |  |  |  |  |  |
| AIN               | 11  | Analog input   |  |  |  |  |  |
| AIN               | 12  | Complement of AIN, differential analog input                                     |  |  |  |  |  |
| C1                | 20  | Internal voltage reference. Bypass to ground with a 0.1-µF chip capacitor.       |  |  |  |  |  |
| C2                | 24  | Internal voltage reference. Bypass to ground with a 0.1-µF chip capacitor.       |  |  |  |  |  |
| DNC               | 31  | Do not connect   |  |  |  |  |  |
| OVR               | 32  | Overrange bit. A logic level high indicates the analog input exceeds full scale. |  |  |  |  |  |
| DMID              | 35  | Output data voltage midpoint. Approximately equal to (DV <sub>CC</sub> )/2       |  |  |  |  |  |
| D0 (LSB)          | 36  | Digital output bit (least significant bit); two's complement                     |  |  |  |  |  |
| D1-D5, D6-D12     | 37–41, 44–50  | Digital output bits in two's complement  |  |  |  |  |  |
| D13 (MSB)         | 51  | Digital output bit (most significant bit); two's complement                      |  |  |  |  |  |
| DRY               | 52  | Data ready output  |  |  |  |  |  |



### **DEFINITION OF SPECIFICATIONS**

### **Analog Bandwidth**

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

### **Aperture Delay**

The delay between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

### Clock Pulse Width/Duty Cycle

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine wave clock results in a 50% duty cycle.

#### **Maximum Conversion Rate**

The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

#### **Minimum Conversion Rate**

The minimum sampling rate at which the ADC functions.

### **Differential Nonlinearity (DNL)**

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSB.

#### Integral Nonlinearity (INL)

The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSB.

#### **Gain Error**

The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range.

#### Offset Error

The offset error is the difference, given in number of LSBs, between the ADC's actual value average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

### **Temperature Drift**

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree celcius of the paramter from  $T_{MIN}$  or  $T_{MAX}$ . It is computed as the maximum variation of that parameter over the whole temperature range divided by  $T_{MAX} - T_{MIN}$ .

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental  $(P_S)$  to the noise floor power  $(P_N)$ , excluding the power at dc and the first five harmonics.

$$SNR = 10Log_{10} \frac{P_S}{P_N}$$

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

#### Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental ( $P_S$ ) to the power of all the other spectral components including noise ( $P_N$ ) and distortion ( $P_D$ ), but excluding dc.

$$SINAD = 10Log_{10} \frac{P_S}{P_N + P_D}$$

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.



### **Total Harmonic Distortion (THD)**

THD is the ratio of the fundamental power  $(P_S)$  to the power of the first five harmonics  $(P_D)$ .

$$THD = 10Log_{10} \frac{P_S}{P_D}$$

THD is typically given in units of dBc (dB to carrier).

### Spurious-Free Dynamic Range (SFDR)

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).


### **Two-Tone Intermodulation Distortion**


IMD3 is the ratio of the power of the fundamental (at frequiencies  $f_1$ ,  $f_2$ ) to the power of the worst spectral component at either frequency  $2f_1 - f_2$  or  $2f_2 - f_1$ ). IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference or dBFS (dB to full scale) when it is referred to the full-scale range.



### TYPICAL CHARACTERISTICS

Typical values are at  $T_A = 25^{\circ}$ C,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3  $V_{PP}$  sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted











Figure 4














Typical values are at  $T_A = 25^{\circ}C$ ,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3  $V_{PP}$  sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted
















Typical values are at T<sub>A</sub> = 25°C, AV<sub>DD</sub> = 5 V, DRV<sub>DD</sub> = 3.3 V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3 V<sub>PP</sub> sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 14




Figure 15

**AC PERFORMANCE** 




Figure 16





Figure 17






Figure 19



Typical values are at  $T_A = 25^{\circ}C$ ,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3  $V_{PP}$  sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 20





Figure 22








Figure 21





Figure 23






Figure 25



Typical values are at  $T_A = 25^{\circ}C$ ,  $AV_{DD} = 5 V$ ,  $DRV_{DD} = 3.3 V$ , differential input amplitude = -1 dBFS, sampling rate = 105 MSPS,  $3 V_{PP}$  sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 26




Figure 27




Figure 28




Figure 29



Typical values are at  $T_A = 25$ °C,  $AV_{DD} = 5$  V,  $DRV_{DD} = 3.3$  V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3 V<sub>PP</sub> sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 30.




Figure 31.



### **EQUIVALENT CIRCUITS**




Figure 32. Analog Input




Figure 33. Digital Output




Figure 34. Clock Input




Figure 35. Reference




Figure 36. Decoupling Pin




Figure 37. DMID Generation



### THEORY OF OPERATION

The ADS5424 is a 14 bit, 105 MSPS, monolithic pipeline analog to digital converter. Its bipolar analog core operates from a 5 V supply, while the output uses 3.3 V supply for compatibility with the CMOS family. The conversion process is initiated by the rising edge of the external input clock. At that instant, the differential input signal is captured by the input track and hold (T&H) and the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This process results in a data latency of three clock cycles, after which the output data is available as a 14 bit parallel word, coded in binary two's complement format.

### INPUT CONFIGURATION

The analog input for the ADS5424 (see Figure 32) consists of an analog differential buffer followed by a bipolar track-and-hold. The analog buffer isolates the source driving the input of the ADC from any internal switching. The input common mode is set internally through a 500  $\Omega$  resistor connected from 2.4 V to each of the inputs. This results in a differential input impedance of 1 k $\Omega$ .

For a full-scale differential input, each of the differential lines of the input signal (pins 11 and 12) swings symmetrically between 2.4 +0.55 V and 2.4 –0.55 V. This means that each input is driven with a signal of up to 2.4  $\pm 0.55$  V, so that each input has a maximum signal swing of 1.1  $\ensuremath{\text{V}_{\text{PP}}}$  for a total differential input signal swing

of 2.2  $V_{PP}$ . The maximum swing is determined by the internal reference voltage generator eliminating any external circuitry for this purpose.

The ADS5424 obtains optimum performance when the analog inputs are driven differentially. The circuit in Figure 38 shows one possible configuration using an RF transformer with termination either on the primary or on the secondary of the transformer. If voltage gain is required a step up transformer can be used. For higher gains that would require impractical higher turn ratios on the transformer, a single-ended amplifier driving the transformer can be used (see Figure 39). Another circuit optimized for performance would be the one on Figure 40, using the THS4304 or the OPA695. Texas Instruments has shown excellent performance on this configuration up to 10 dB gain with the THS4304 and at 14 dB gain with the OPA695. For the best performance, they need to be configured differentially after the transformer (as shown) or in inverting mode for the OPA695 (see SBAA113); otherwise, HD2 from the op amps limits the useful frequency.




Figure 38. Converting a Single-Ended Input to a Differential Signal Using RF Transformers




Figure 39. Using the OPA695 With the ADS5424






Figure 40. Using the THS4304 With the ADS5424

Besides these, Texas Instruments offers a wide selection of single-ended operational amplifiers (including the THS3201, THS3202 and OPA847) that can be selected depending on the application. An RF gain block amplifier, such as Texas Instrument's THS9001, can also be used with an RF transformer for high input frequency applications. For applications requiring dc-coupling with the signal source, instead of using a topology with three single ended amplifiers, a differential input/differential output amplifier like the THS4509 (see Figure 41) can be used, which minimizes board space and reduce number of components.

Figure 43 shows their combined SNR and SFDR performance versus frequency with -1 dBFS input signal level and sampling at 80MSPS.

On this configuration, the THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424.

The 225  $\Omega$  resistors and 2.7 pF capacitor between the THS4509 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100 MHz (–3 dB).

For this test, an Agilent signal generator is used for the signal source. The generator is an ac-coupled 50  $\Omega$  source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source.

Input termination is accomplished via the 69.8  $\Omega$  resistor and 0.22  $\mu F$  capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22  $\mu F$  capacitor and 49.9  $\Omega$  resistor is inserted to ground across the 69.8  $\Omega$  resistor and 0.22  $\mu F$  capacitor on the alternate input to balance the circuit.

Gain is a function of the source impedance, termination, and 348  $\Omega$  feedback resistor. See the THS4509 data sheet for further component values to set proper 50  $\Omega$  termination for other common gains.

Since the ADS5424 recommended input common-mode voltage is +2.4 V, the THS4509 is operated from a single power supply input with  $V_{S+}$  = +5 V and  $V_{S-}$  = 0 V (ground). This maintains maximum headroom on the internal transistors of the THS4509.






Figure 41. Using the THS4509 With the ADS5424




Figure 42. Performance vs Input Frequency for the THS4509 + ADS5424 Configuration




Figure 43. Single-Ended Clock

#### **CLOCK INPUTS**

The ADS5424 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both

configurations. In low input frequency applications, where jitter may not be a big concern, the use of single-ended clock (see Figure 43) could save some cost and board space without any trade-off in performance. When driven on this configuration, it is best to connect CLKM (pin 11) to ground with a 0.01  $\mu F$  capacitor, while CLKP is ac-coupled with a 0.01  $\mu F$  capacitor to the clock source, as shown in Figure 40.




Figure 44. Differential Clock

Nevertheless, for jitter sensitive applications, the use of a differential clock will have some advantages (as with any other ADCs) at the system level. The first advantage is that it allows for common-mode noise rejection at the PCB level. A further analysis (see Clocking High Speed Data Converters, SLYT075) reveals one more advantage. The following formula describes the different contributions to clock jitter:

$$(Jittertotal)^2 = (EXT_jitter)^2 + (ADC_jitter)^2 = (EXT_jitter)^2 + (ADC_int)^2 + (K/clock_slope)^2$$

The first term would represent the external jitter, coming from the clock source, plus noise added by the system on the clock distribution, up to the ADC. The second term is the ADC contribution, which can be divided in two portions. The first does not depend directly on any external factor. That is the best we can get out of our ADC. The second contribution is a term inversely proportional to the clock slope. The faster the slope, the smaller this term will be. As an example, we could compute the ADC jitter contribution from a sinusoidal input clock of 3  $V_{DD}$  amplitude and Fs = 80 MSPS:

ADC\_jitter = sqrt 
$$((150fs)^2 + (5 \times 10^{-5})/(1.5 \times 2 \times PI \times 80 \times 10^{6}))^2) = 164fs$$

The use of differential clock allows for the use of bigger clock amplitudes without exceeding the absolute maximum ratings. This, on the case of sinusoidal clock, results on higher slew rates which minimizes the impact of the jitter factor inversely proportional to the clock slope.



Figure 44 shows this approach. The back-to-back Schottky can be added to limit the clock amplitude in cases where this would exceed the absolute maximum ratings, even when using a differential clock. Figure 22 and Figure 23 show the performance versus input clock amplitude for a sinusoidal clock.




Figure 45. Differential Clock Using PECL Logic

Another possibility is the use of a logic based clock, as PECL. In this case, the slew rate of the edges will most likely be much higher than the one obtained for the same clock amplitude based on a sinusoidal clock. This solution would minimize the effect of the slope dependent ADC jitter. Nevertheless, observe that for the ADS5424, this term is small and has been optimized. Using logic gates to square a sinusoidal clock may not produce the best results as logic gates may not have been optimized to act as comparators, adding too much jitter while squaring the inputs.

The common-mode voltage of the clock inputs is set internally to 2.4 V using internal 1 k $\Omega$  resistors. It is recommended to use an ac coupling, but if for any reason, this scheme is not possible, due to, for instance, asynchronous clocking, the ADS5424 presents a good tolerance to clock common-mode variation (see Figure 20).

Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided. Figure 21 shows the performance variation of the ADC versus clock duty cycle.

### **DIGITAL OUTPUTS**

The ADC provides 14 data outputs (D13 to D0, with D13 being the MSB and D0 the LSB), a data-ready signal (DRY, pin 52), and an out-of-range indicator (OVR, pin 32) that equals 1 when the output reaches the full-scale limits.

The output format is two's complement. When the input voltage is at negative full scale (around -1.1 V differential), the output will be, from MSB to LSB, 10 0000 0000 0000. Then, as the input voltage is increased, the output switches to 10 0000 0000 0001, 10 0000 0000 0010 and so on until 11 1111 1111 right before mid-scale (when both inputs are tight together if we neglect offset errors). Further increases on input voltage, outputs the word 00 0000 0000 0000, to be followed by 00 0000 0000 0001, 00 0000 0000 0010 and so on until reaching 01 1111 1111 1111 at full-scale input (1.1-V differential).

Although the output circuitry of the ADS5424 has been designed to minimize the noise produced by the transients of the data switching, care must be taken when designing the circuitry reading the ADS5424 outputs. Output load capacitance should be minimized by minimizing the load on the output traces, reducing their length and the number of gates connected to them, and by the use of a series resistor with each pin. Typical numbers on the data sheet tables and graphs are obtained with 100  $\Omega$  series resistor on each digital output pin, followed by a 74AVC16244 digital buffer as the one used in the evaluation board.

### **POWER SUPPLIES**

The use of low noise power supplies with adequate decoupling is recommended, being the linear supplies the first choice versus switched ones, which tend to generate more noise components that can be coupled to the ADS5424.



The ADS5424 uses two power supplies. For the analog portion of the design, a 5 V AVDD is used, while for the digital outputs supply (DRV<sub>DD</sub>), we recommend the use of 3.3 V. All the ground pins are marked as GND, although AGND pins and DRGND pins are not tied together inside the package. Customers willing to experiment with different grounding schemes should know that AGND pins are 4, 7, 10, 13, 15, 17, 19, 21, 23, 25, 27, and 29, while DRGND pins are 2, 34, and 42. Nevertheless, we recommend that both grounds are tied together externally, using a common ground plane. That is the case on the production test boards and modules provided to customer for evaluation. In order to obtain the best performance, user should layout the board to assure that the digital return currents do not flow under the analog portion of the board. This can be achieved without the need to split the board and just with careful component placing and increasing the number of vias and ground planes.

Finally, notice that the metallic heat sink under the package is also connected to analog ground.

### LAYOUT INFORMATION

The evaluation board represents a good guideline of how to layout the board to obtain the maximum performance out of the ADS5424. General design rules as the use of multilayer boards, single ground plane for both, analog and digital ADC ground connections and local decoupling ceramic chip capacitors should be applied. The input traces should be isolated from any external source of interference or noise, including the digital outputs as well as the clock traces. Clock should also be isolated from other signals, especially on applications where low jitter is required, as high IF sampling.

Besides performance oriented rules, special care has to be taken when considering the heat dissipation out of the device. The thermal heat sink (octagonal, with 2,5 mm on each side) should be soldered to the board, and provision for more than 16 ground vias should be made. The thermal package information describes the T<sub>JA</sub> values obtained on the different configurations.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| ADS5424IPGP      | ACTIVE | HTQFP        | PGP                | 52   | 160            | RoHS & Green | NIPDAU                        | Level-3-260C-168 HR | -40 to 85    | ADS5424IPGP             | Samples |
| ADS5424IPGPR     | ACTIVE | HTQFP        | PGP                | 52   | 1000           | RoHS & Green | NIPDAU                        | Level-3-260C-168 HR | -40 to 85    | ADS5424IPGP             | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF ADS5424:

• Space: ADS5424-SP

NOTE: Qualified Version Definitions:

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Mar-2023

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ADS5424IPGPR | HTQFP           | PGP                | 52 | 1000 | 330.0                    | 24.4                     | 13.0       | 13.0       | 1.5        | 16.0       | 24.0      | Q2               |

www.ti.com 24-Mar-2023



### \*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |  |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| ADS5424IPGPR | HTQFP        | PGP             | 52   | 1000 | 350.0       | 350.0      | 43.0        |  |



www.ti.com 24-Mar-2023

### **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

| Device      | Package<br>Name | Package<br>Type | Pins | SPQ | Unit array<br>matrix | Max<br>temperature<br>(°C) | L (mm) | W<br>(mm) | Κ0<br>(μm) | P1<br>(mm) | CL<br>(mm) | CW<br>(mm) |
|-------------|-----------------|-----------------|------|-----|----------------------|----------------------------|--------|-----------|------------|------------|------------|------------|
| ADS5424IPGP | PGP             | HTQFP           | 52   | 160 | 8 x 20               | 150                        | 315    | 135.9     | 7620       | 15.2       | 13.1       | 13         |

# PGP (S-PQFP-G52)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



# PGP (S-PQFP-G52)


### PLASTIC QUAD FLATPACK

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated