

DS34RT5110 DVI, HDMI Retimer with Input Equalization and Output De-Emphasis

Check for Samples: [DS34RT5110](#)

FEATURES

- **Optimized for HDMI/DVI Repeater Applications**
- **TMDS compatible Inputs with Configurable Receive Equalization Supporting Data Rates up to 3.4 Gbps**
- **TMDS compatible Outputs with Configurable Transmit De-Emphasis**
- **Dedicated CDR on Each Data Channel Reduces Jitter Transfer, Enabling Multiple Devices to be Cascaded without Impairing Signal Fidelity**
- **Capable of Multi-Hop Extension of HDMI/DVI Applications at Data Rates between 250 Mbps and 3.4 Gbps**
- **Resistor Adjustable Differential Output Voltage for AC Coupled Cat5e and Cat6 Extension Applications**
- **2 Equalizer Settings for a Wide Range of Cable Reaches at Different Data Rates**
- **Total Output Jitter of 0.09 UI at 2.25 Gbps**
- **Total Output Jitter of 0.10 UI at 3.4 Gbps**
- **DVI 1.0 and HDMI v1.3a Compatible TMDS Source and Sink Interface**
- **7 mm x 7 mm 48 Pin WQFN Package**
- **>8 kV HBM ESD Protection**
- **0 °C to +70 °C Operating Temperature**

APPLICATIONS

- **Repeater Applications**
 - Digital Routers
 - HDMI / DVI Extender Multi-Hops
- **Source Applications**
 - Video Cards
 - Blu-ray DVD Players
 - Game Consoles
- **Sink Applications**
 - High Definition Displays
 - Projectors

DESCRIPTION

The DS34RT5110 is a 10.2 Gbps (3 x 3.4 Gbps) high performance re-clocking device that supports 3 Transition Minimized Differential Signaling (TMDS) data channels and a single clock channel over DVI™ v1.0, and HDMI™ v1.3a data rates up to 3.4 Gbps for each data channel. The device incorporates a configurable receive equalizer, a clock and data recovery (CDR) circuit and a de-emphasis driver on each data channel. The clock channel feeds a high-performance phase-locked loop (PLL) that regenerates a low jitter output clock for data recovery.

The DS34RT5110 equalizes and retimes greater than 25 meters 28 AWG of HDMI cable for 1080p resolution with 12 bit deep color depth (2.25 Gbps), to a low jitter version of the clock and data signal outputs, reducing both deterministic and random jitter. Several devices can be cascaded for long links without degrading signal fidelity. Obtaining total jitter is 0.09 UI or less over the supported data rates. This low level of output jitter provides system designers with extra margin and flexibility when working with stringent timing budgets.


The transmitter supports configurable transmit de-emphasis so the output can be optimized for driving additional lengths of cables or FR4 traces.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Application Diagram




PIN DESCRIPTIONS

Pin Name	Pin Number	I/O, Type	Description
High Speed Differential I/O			
C_IN- C_IN+	1 2	I, CML	Inverting and non-inverting TMDS Clock inputs to the equalizer. An on-chip 50 Ω terminating resistor connects C_IN+ to V _{DD} and C_IN- to V _{DD} .
D_IN0- D_IN0+	4 5	I, CML	Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50 Ω terminating resistor connects D_IN0+ to V _{DD} and D_IN0- to V _{DD} .
D_IN1- D_IN1+	8 9	I, CML	Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50 Ω terminating resistor connects D_IN1+ to V _{DD} and D_IN1- to V _{DD} .
D_IN2- D_IN2+	11 12	I, CML	Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50 Ω terminating resistor connects D_IN2+ to V _{DD} and D_IN2- to V _{DD} .
C_OUT- C_OUT+	36 35	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT0- D_OUT0+	33 32	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT1- D_OUT1+	29 28	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT2- D_OUT2+	26 25	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
Equalization Control			
EQ2 EQ1 EQ0	37 38 39	I, LVCMOS	EQ2, EQ1 and EQ0 select the equalizer boost level for EQ channels. Internally pulled LOW as default. Refer to Table 1 .
De-Emphasis Control			
DE1 DE0	42 43	I, LVCMOS	DE1, DE0 select the DE-emphasis level for output drivers. Internally pulled low as default. Refer to Table 2 .
Device Control			
BYPASS	47	I, LVCMOS	Reclocker enable control. Internally pulled low as default. H = Reclock and De-Emphasis function is bypassed. L = Normal operation.
EN	44	I, LVCMOS	Enable Output Drivers. Internally pulled HIGH as default. H = normal operation (enabled). L = standby mode.
MODE	21	I, LVCMOS	Clock channel mode control. Internally pulled LOW as default. H = Clock channel is bypassed. L = Normal operation.
SD	45	O, LVCMOS	Signal Detect Output pin. H = signal detected on all channels. L = no signal detected on one or more channels.

PIN DESCRIPTIONS (continued)

Pin Name	Pin Number	I/O, Type	Description
LOCK	14	O, LVCMOS	Lock Indicator Output pin. H = PLL is locked. L = PLL is not locked.
VOD_CRL	48	I, Analog	VOD control pin. Refer to Table 3 . See Functional Description . External resistance = 24 kΩ to GND, Output DC Coupled Application. External resistance = 12 kΩ to GND, Output AC Coupled Application.
LFp	40	I,	Loop filter capacitor pins. See Functional Description .
LFn	41	Analog	
Power			
V _{DD}	3, 6, 7, 10, 13, 15, 46	Power	V _{DD} = 3.3 V ±5%. V _{DD} pins should be tied to the V _{DD} plane through a low inductance path. A 0.1 μF bypass capacitor should be connected between each V _{DD} pin to the GND planes. See POWER SUPPLY BYPASSING for additional details.
GND	22, 24, 27, 30, 31, 34	GND	Ground reference. GND should be tied to a solid ground plane through a low impedance path.
Exposed DAP	DAP	GND	Ground reference. The exposed pad at the center of the package must be connected to the ground plane.
Other			
Reserv	16, 17, 18, 19, 20, 23		Reserved. Do not connect. Leave open.

Connection Diagram



TOP VIEW — Not to Scale

48 Pin WQFN Package
See Package Number **RHS0048A**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage (V_{DD})		-0.5V to 4.0 V
LVCMOS Input Voltage		-0.5V to ($V_{DD} + 0.5$) V
LVCMOS Output Voltage		-0.5V to ($V_{DD} + 0.5$) V
CML Input/Output Voltage		-0.5V to ($V_{DD} + 0.5$) V
Junction Temperature		+125°C
Storage Temperature		-65°C to +150°C
Lead Temp. (Soldering, 5 sec.)		+260°C
ESD Rating	HBM, 1.5 kΩ, 100 pF	>8 kV
Thermal Resistance θ_{JA} , No Airflow		33°C/W

- (1) "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

Recommended Operating Conditions⁽¹⁾⁽²⁾

	Min	Typ	Max	Units
Supply Voltage (V_{DD} to GND)	3.135	3.3	3.465	V
Supply Noise Tolerance (100 Hz to 50 MHz) ⁽³⁾		100		mVp-p
Ambient Temperature	0	25	+70	°C

- (1) Typical parameters are measured at $V_{DD} = 3.3$ V, $T_A = 25$ °C. They are for reference purposes, and are not production-tested.
- (2) Parameter is ensured by statistical analysis and/or design.
- (3) Allowed supply noise (mVp-p sine wave) at typical condition.

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. All parameters are ensured by test, statistical analysis, or design unless otherwise specified⁽¹⁾.

Symbol	Parameter	Condition	Min	Typ	Max	Units
Power						
P	Power Supply Consumption	EN = H, Device Enabled PRBS15 pattern, fCLK=340 MHz RT= 50Ω to AV _{CC} , Figure 2		1100	1250	mW
		EN = L, Standby Mode PRBS15 pattern, fCLK=340 MHz RT= 50Ω to AV _{CC} , Figure 2		850	1000	mW
LVC MOS / LVTTTL DC Specifications						
V _{IH}	High Level Input Voltage		2		V _{DD}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
V _{OH}	High Level Output Voltage	I _{OH} = -3 mA	2.4			V
V _{OL}	Low Level Output Voltage	I _{OL} = 3 mA			0.4	V
I _{IH}	Input High Current	V _{IN} = V _{DD} , EQ2, EQ1, EQ0, DE1, DE0, BYPASS, MODE pins (pull down)			60	μA
		V _{IN} = V _{DD} , EN pin (pull up)	-15			μA
I _{IL}	Input Low Current	V _{IN} = 0 V, EQ2, EQ1, EQ0, DE1, DE0, BYPASS, MODE pins (pull down)			15	μA
		V _{IN} = 0 V, EN pin (pull up)	-20			μA
Signal Detect						
SDH	Signal Detect High	Default Input signal level to assert SD pin		80		mVp-p
SDL	Signal Detect Low	Default Input signal level to deassert SD		20		mVp-p
CML Inputs						
V _{TX}	Input Voltage Swing (Launch Amplitude)	Measured differentially at TPA, Figure 1 ⁽²⁾	800	1000	1560	mVp-p
V _{ICMDC}	Input Common-Mode Voltage	DC-Coupled requirement Measured at TPB, V _{INmin} = 800mV, V _{INmax} = 1200mV, Figure 1	V _{DD} -0.3		V _{DD} -0.2	V
V _{IN}	Input Voltage Sensitivity	Measured differentially at TPB, Figure 1 , 3.4 Gbps, Clock Pattern	150		1560	mVp-p
R _{IN}	Input resistance	IN+ to V _{DD} and IN- to V _{DD}	40	50	60	Ohms
R _{LI}	Differential output return loss	100 MHz – 1125 MHz		10		dB
CML Outputs						
V _{OFF}	Standby Output Voltage	Measured DC outputs at TPC, RT = 50Ω when DUT V _{DD} is off with OUT+ and OUT- terminated by RT= 50Ω to AV _{CC} , Figure 2	AV _{CC} - 10		AV _{CC} + 10	mV

(1) Typical parameters are measured at V_{DD} = 3.3 V, T_A = 25 °C. They are for reference purposes, and are not production-tested.

(2) Parameter is ensured by statistical analysis and/or design.

Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. All parameters are ensured by test, statistical analysis, or design unless otherwise specified⁽¹⁾.

Symbol	Parameter	Condition	Min	Typ	Max	Units
VO	Differential Output voltage swing	External resistor = 24 kΩ at VOD_CRL pin. Measured differentially with OUT+ and OUT- terminated by RT=50Ω to AV _{CC} , Figure 2	800		1200	mVp-p
VOCM	Output common-mode Voltage	Measured single-ended, >1.65 Gbps, Figure 2 , Figure 3	AV _{CC} - 0.35		AV _{CC} - 0.20	V
tR, tF	Transition time	20% to 80% of differential output voltage, measured within 1" from output pins, Figure 3		80		ps
tCCSK	Inter Pair Data Channel-to-Channel Skew (all 3 data channels)	Difference in 50% crossing between channels 3.4 Gbps, Clock Pattern ⁽²⁾		2	3	ps
tPPSK	Inter Pair Data Channels Part-toPart Skew	Difference in 50% crossing between channels of any two devices 3.4 Gbps, Clock Pattern		50		ps
tDD	Data Channels Latency	3.4 Gbps, Clock Pattern, Figure 4		520		ps
tCD	Clock Channel Latency	3.4 Gbps, Clock Pattern, Figure 4		600		ps
LVCMOS Outputs						
tSL	SD to LOCK time	Figure 4		10		ms
Bit Rate						
fCLK	Clock Frequency	Clock Path ⁽³⁾	25		340	MHz
bR	Bit Rate	Data Paths ⁽³⁾	0.25		3.4	Gbps
Data Channel Random Jitter						
RJ	Random Jitter	See ⁽³⁾⁽⁴⁾⁽⁵⁾⁽⁶⁾		3		psrms
Data Channel CDR Jitter Generation						
TROJ1	Total Output Jitter 0.25 Gbps	Data Paths, measured at TPC PRBS7, EQ [2:0] = 000 Figure 1 ⁽³⁾⁽⁴⁾⁽⁵⁾		0.03	0.05	Ulp-p
TROJ2	Total Output Jitter 1.65 Gbps	Data Paths, measured at TPC PRBS7, EQ [2:0] = 000 Figure 1 ⁽³⁾⁽⁴⁾⁽⁵⁾		0.08	0.14	Ulp-p
TROJ3	Total Output Jitter 2.25 Gbps	Data Paths, measured at TPC PRBS7, EQ [2:0] = 000 Figure 1 ⁽³⁾⁽⁴⁾⁽⁵⁾		0.09	0.16	Ulp-p
TROJ4	Total Output Jitter 3.4 Gbps	Data Paths, measured at TPC PRBS7, EQ [2:0] = 000 Figure 1 ⁽³⁾⁽⁴⁾⁽⁵⁾		0.10	0.17	Ulp-p
BWLOOP	CDR Loop Bandwidth	0.25 Gbps data rate		0.25		MHz
		1.65 Gbps data rate		1.65		MHz
		2.25 Gbps data rate		2.25		MHz
		3.4 Gbps data rate		2.25		MHz

(3) Parameter is ensured by statistical analysis and/or design.

(4) Deterministic jitter is measured at the differential outputs (TPC of [Figure 1](#)), minus the deterministic jitter before the test channel (TPA of [Figure 1](#)). Random jitter is removed through the use of averaging or similar means.

(5) Total Jitter is defined as peak-to-peak deterministic jitter from + 12 times random jitter (ps).

(6) Random jitter contributed by the equalizer is defined as $\sqrt{J_{OUT}^2 - J_{IN}^2}$. J_{OUT} is the random jitter at equalizer outputs in ps-rms, see TPC of [Figure 1](#); J_{IN} is the random jitter at the input of the equalizer in ps-rms, see TPA of [Figure 1](#).

Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. All parameters are ensured by test, statistical analysis, or design unless otherwise specified⁽¹⁾.

Symbol	Parameter	Condition	Min	Typ	Max	Units
Clock Channel PLL Jitter Generation						
TROJ5	Total Output Jitter 25 MHz	Clock Path, measured at TPC Figure 1 ⁽⁷⁾⁽⁸⁾⁽⁹⁾		0.03	0.045	Ulp-p
TROJ6	Total Output Jitter 165 MHz	Clock Path, measured at TPC Figure 1 ⁽⁷⁾⁽⁸⁾⁽⁹⁾		0.07	0.13	Ulp-p
TROJ7	Total Output Jitter 225 MHz	Clock Path, measured at TPC Figure 1 ⁽⁷⁾⁽⁸⁾⁽⁹⁾		0.08	0.135	Ulp-p
TROJ8	Total Output Jitter 340 MHz	Clock Path, measured at TPC Figure 1 ⁽⁷⁾⁽⁸⁾⁽⁹⁾		0.09	0.14	Ulp-p

- (7) Parameter is ensured by statistical analysis and/or design.
- (8) Deterministic jitter is measured at the differential outputs (TPC of [Figure 1](#)), minus the deterministic jitter before the test channel (TPA of [Figure 1](#)). Random jitter is removed through the use of averaging or similar means.
- (9) Total Jitter is defined as peak-to-peak deterministic jitter from + 12 times random jitter (ps).

Setup and Timing Diagrams




Figure 1. Test Setup Diagram




Figure 2. CML Output Swings at A/B (VOD_CRL = 24 kΩ)




Figure 3. CML Output Transition Times




Figure 4. CML Latency Delay Time




Figure 5. SD – LOCK Delay Time

Functional Description

The DS34RT5110 DVI, HDMI Retimer with Input Equalization and Output De-Emphasis consists of three data channels and a clock channel. Each data channel consists of a TMDS compatible receiver with a power efficient equalizer, a dedicated clock-data recovery (CDR) unit, and a TMDS compatible transmitter.




Figure 6. Block Diagram

PHASE-LOCKED-LOCKED LOOP (PLL)

The clock channel has a high-performance PLL that creates a low jitter sampling clock for the clock and data recovery units in the data channels. An external loop filter, composed of 2.2 nF (+ 5% tolerance) capacitor and a 3.3 k Ω (+ 5% tolerance) resistor in series, are required between the LFP and the LFn pins.

CLOCK-DATA RECOVERY UNIT (CDR)

Each TMDS data channel has a CDR that operates independently from other TMDS data channels. Each CDR aligns the sampling clock edges by digitally interpolating the clock from PLL of the TMDS clock channel. The device is designed to connect to DVI/HDMI compatible transmitter and receiver at any data rate between 250 Mbps to 3.4 Gbps. The loop bandwidth of the CDR is approximately $\text{baud_rate}/1000$, i.e. 2.25 MHz for 2.25 Gbps data.

INPUT EQUALIZATION

The input data channel equalizers support eight programmable levels of equalization boost [Table 1](#) by the EQ pins (EQ [2:0]). The range of boost settings provided enables the DS34RT5110 to address a wide range of transmission line path loss scenarios, enabling support for a variety of data rates and formats. See [Application Information](#) for recommended EQ settings.

OUTPUT DE-EMPHASIS

De-emphasis is the conditioning function for use in compensating against backplane and cable transmission loss. The DS34RT5110 provides four steps of de-emphasis ranging from 0, 3, 6 and 9 dB, user-selectable dependent on the loss profile of output channels. [Table 2](#) shows the De-emphasis control with default VO = 1000 mVp-p, and [Figure 7](#) shows a driver de-emphasis waveform.

OUTPUT VO CONTROL

Output differential voltage (VO) is controlled through VOD_CRL pin ties an external resistor to the ground as shown in [Table 3](#). Users should restrict the external resistor values used to be 12 k Ω to 24 k Ω . +5% tolerance is recommended.

Table 1. Equalization Control

INPUTS			RESULT
EQ2	EQ1	EQ0	Equalization in dB (1.7 GHz)
0	0	0	0 (default)
0	0	1	10
0	1	0	16
0	1	1	19
1	0	0	23
1	0	1	25
1	1	0	26
1	1	1	27

Table 2. De-Emphasis Control

INPUTS		RESULT	
DE1	DE0	VO De-Emphasis level in mVp-p (VODE w/VOD_CRL = 24 k Ω)	VO De-Emphasis in dB
0	0	1000 (default)	0 (default)
0	1	710	-3
1	0	500	-6
1	1	355	-9

Table 3. VO Control

External Resistor Value (VOD_CRL pin)	Applications	VO Level (mVp-p)
24 kΩ	DC Coupled	1000
12 kΩ	AC Coupled	1000




Figure 7. Output De-Emphasis Differential Waveform (showing all de-emphasis steps)

RETIMING AND DE-EMPHASIS BYPASS

The retiming and De-emphasis BYPASS pin provides the flexibility to configure the device to an equalizer only mode. The device is in normal operation, when holding a LOW state on the BYPASS pin. The retiming and De-emphasis features are disabled, when a HIGH state is applied.

CLOCK CHANNEL MODE CONTROL

During the normal operation mode, the clock channel signal is regenerated by the PLL and the CDR. Holding a LOW state (default) on the MODE pin places the DS34RT5110 in this normal operation mode. A HIGH state on the MODE pin bypasses the clock channel. This clock channel mode feature enables the multi-hop applications. (Refer to [Multiple Hop Application](#) for detailed information)

DEVICE STATE AND ENABLE CONTROL

The DS34RT5110 has an Enable feature which provides the ability to control device power consumption. This feature can be controlled via the Enable Pin (EN Pin). If Enable is activated, the data channels and clock channel are placed in the ACTIVE state and all device blocks function as described. The DS34RT5110 can also be placed in STANDBY mode to save power. In this mode, the output drivers of the device are disabled. The CML outputs are in the HIGH (AVCC) state. All LVCMOS outputs are in the HiZ state.

LOCK DETECT

When the PLL of the DS34RT5110 is locked, and the generated reference phases are successfully interpolated by the CDR, this status is indicated by a logic HIGH on the LOCK pin. The LOCK pin may be connected to the Enable (EN) pin input to disable the data channels and clock channel when no data signal is being received.

SIGNAL DETECT

The DS34RT5110 features a signal detect circuit on all channels. The status of the input signals can be determined by the state of the SD pin. A logic HIGH indicates the presence of signals that have exceeded a specified maximum threshold value (called SD_ON) on all channels. A logic LOW means that the signals have fallen below a minimum threshold value (called SD_OFF) on one or more channels.

AUTOMATIC ENABLE FEATURE

During normal operation (i.e. BYPASS pin is LOW), the DS34RT5110 can be configured to automatically enter STANDBY mode, if the PLL of the DS34RT5110 is not locked. The STANDBY mode can be implemented by connecting the LOCK DETECT (LOCK) pin to the external (LVCMOS) Enable (EN) pin. If the LOCK pin is connected to the EN pin, a logic HIGH on the LOCK pin will enable the device; thus the DS34RT5110 will automatically enter the ACTIVE state. If the PLL is unlocked, then the LOCK pin will be asserted LOW, causing the aforementioned blocks to be placed in the STANDBY state.

APPLICATION INFORMATION

The DS34RT5110 is a DVI/HDMI video signal reconditioning device. The device conforms to DVI v1.0 and HDMI v1.3a standards supporting up to 10.2 Gbps total throughput TMDS data for 1080p with 48 bit deep color depth.

TYPICAL APPLICATION

In general, the DS34RT5110 in the default mode (MODE = L) is used as a DVI/HDMI source device, sink device, or a repeater device, see [Figure 8](#). As the source device, the output de-emphasis setting should be configured based on the driving cable length. When used as the sink device, the levels of the equalization boost of the input data channels should be optimized based on the receiving cable length. The DS34RT5110 can also be used as a repeater in an external extender box with the equalization and de-emphasis level settings optimized to provide the maximum cable reach.




Figure 8. Typical Application Diagram

MULTIPLE HOP APPLICATION

For DVI/HDMI home theater and professional studio systems with extensive lengths of cable, multi-hops with 2 or more cascaded DS34RT5110 devices can be implemented as shown in [Figure 9](#). In order to reach the maximum cable length, the levels of the equalization and de-emphasis should be optimized for each individual hop. The MODE pin(s) of the device at the first hop (using two hop application), or at the first and the second hops (using three hop application shown in [Figure 9](#)) is recommended to be set HIGH to minimize the jitter accumulation in multiple hops. The MODE pin of the device for the final hop should be set to a LOW state to clean up the clock jitter, in order to drive the maximum cable length to the Sink.




Figure 9. Multiple Hop Systems

MATRIX SWITCH APPLICATION

For the security system with matrix DVI/HDMI switches, the DS34RT5110 is ideal to equalize the long cable reach requirement from the Sources, clean the system jitter due to the complexity of PCB routings, and regenerate clean TMDS signals to the Sinks as shown in Figure 10.




Figure 10. Matrix Switch Systems

DUAL LINK APPLICATION

The DS34RT5110 supports DVI dual link applications requiring ultra-high resolutions for QXGA and WQXGA. Two DS34RT5110 devices are configured as shown in Figure 11. This configuration is only recommended for a single dual link repeater application.




Figure 11. DVI/HDMI Dual Link Application

DC AND AC COUPLED APPLICATIONS

The DS34RT5110 is designed to support TMDS differential pairs with DC coupled transmission lines. It contains integrated termination resistors (50Ω), pulled up to VDD at the input stage, and open collector outputs for DVI / HDMI signaling. Figure 12 shows the DC coupled connection between the HDMI Source (ie. DS34RT5110) and HDMI Sink (ie. DS34RT5110) devices. In the DC coupled application, the external resistance of $24\text{ k}\Omega$ at VOD_CRL pin is used at the Source to ensure the VO level of 1000 mVp-p . The AC coupled method connecting between the Source and the Sink devices may be preferred to eliminate the impact of the ground potential difference, or to use one CAT5/6 cable between two chassis. To optimize the DS34RT5110 performance, the external resistance of $12\text{ k}\Omega$ at the VOD_CRL pin should be used on the Source DS34RT5110, and a pair of 50Ω pull-up resistors should be placed close to the outputs of the Source DS34RT5110, in order to DC bias the output driver. Meanwhile, 622Ω pull-down resistors should be placed at the inputs of the Sink DS34RT5110 device, in order to set the input common mode to a 3.05 V . Note AC coupled configuration is not compliant to the HDMI specification of Source requirement (See Figure 13).




Figure 12. DC Coupled Application




Figure 13. AC Coupled Application

CABLE SELECTION AND INTER-PAIR SKEW

DVI v1.0 and HDMI v1.3a specify Inter-Pair Skew requirements for the system. The DS34RT5110 intends to extend the longer cable reach with STP (DVI / HDMI) cable, or UTP (Cat5 / Cat5e / Cat6) cable, and it does not have a de-skew function to compensate any cable Inter-Pair Skews. Long cable with Inter-Pair Skew exceeding the DVI / HDMI standard limit tolerance could cause system distortion. Therefore, TI suggests the consideration of Inter-Pair Skew budget during the system design, and recommends Low-Skew Video grade cables for cable extending applications.

28 AWG STP (SHIELDED TWIST PAIRS) DVI / HDMI CABLES RECOMMENDED EQ SETTINGS

Table 4 provides the recommended EQ control settings for various data rates and cable lengths for 28 AWG DVI/HDMI compliant configurations. The EQ setting is made via three EQ [2:0] pins.

Table 4. EQ Control Setting for STP Cable

Format (Data Rate)	0 ~ 10m	> 10m
1080P 48-bit (3.4 Gbps)	Setting 0x01	Setting 0x06
1080P 36-bit (2.25 Gbps)	Setting 0x01	Setting 0x06
1080P (1.65 Gbps)	Setting 0x01	Setting 0x06
1080I (750 Mbps)	Setting 0x06	Setting 0x06

24 AWG UTP (LOW SKEW UNSHIELDED TWIST PAIRS) CABLES

The DS34RT5110 can be used to extend the length of low skew grade UTP cables, such as Cat5e and Cat6 to distances greater than 30 meters at 1.65 Gbps with < 0.20 UI of jitter. Note that for non-standard DVI/HDMI cables, the user must ensure the inter pair skew requirements are met. Table 5 shows the recommended EQ control settings for various data rates and cable lengths for UTP configurations.

Table 5. EQ Control Setting for UTP Cable

Format (Data Rate)	0 ~ 10m	> 10m
1080P 48-bit (3.4 Gbps)	Setting 0x01	Setting 0x05
1080P 36-bit (2.25 Gbps)	Setting 0x01	Setting 0x05
1080P (1.65 Gbps)	Setting 0x01	Setting 0x05
1080I (750 Mbps)	Setting 0x05	Setting 0x05

General Recommendations

The DS34RT5110 is a high performance circuit capable of delivering excellent performance. To achieve optimal performance, careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to the LVDS Owner's Manual for more detailed information on high-speed design tips as well as many other available resources addressing signal integrity design issues.

PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS

The TMDS differential inputs and outputs must have a controlled differential impedance of 100 Ω . It is preferable to route TMDS lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Route the TMDS signals away from other signals and noise sources on the printed circuit board. All traces of TMDS differential inputs and outputs must be equal in length to minimize intra-pair skew.

WQFN FOOTPRINT RECOMMENDATIONS

See TI application note: AN-1187 “Leadless Leadframe Package (LLP) Application Report” (literature number [SNOA401](#)) for additional information on WQFN packages footprint and soldering information.

POWER SUPPLY BYPASSING

Two approaches are recommended to ensure the DS34RT5110 is provided with an adequate power supply. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so the VDD and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1 μF bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the DS34RT5110. Smaller body size capacitors can help facilitate proper component placement. Additionally, two capacitors with capacitance in the range of 2.2 μF to 10 μF should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible to the DS34RT5110.

EQUIVALENT I/O STRUCTURES

[Figure 14](#) shows the DS34RT5110 CML output structure and ESD protection circuitry.

[Figure 15](#) shows the DS34RT5110 CML input structure and ESD protection circuitry.




Figure 14. Equivalent Output Structure




Figure 15. Equivalent Input Structure

Typical Performance Characteristics as a Repeater




Figure 16. Simplified Test Setup as a Single Repeater




Figure 17. System Source Eye Diagram at TPA (3.4 Gbps)




Figure 18. Device Sink Eye Diagram at TPB (3.4 Gbps, Cable A = 20m 28 AWG HDMI)




Figure 19. Device Source Eye Diagram at TPC (3.4 Gbps, Cable A = 20m 28 AWG HDMI, EQ = 0x05, BYPASS = 0, DE = 0dB)




Figure 20. Device Source Eye Diagram at TPC (3.4 Gbps, Cable A = 20m 28 AWG HDMI, EQ = 0x05, BYPASS = 0, DE = -3dB)




Figure 21. System Sink Eye Diagram at TPD (3.4 Gbps, Cable A = 20m 28 AWG HDMI, Cable B = 5m 28AWG HDMI, EQ = 0x05, BYPASS = 0, DE = -3dB)




Figure 22. System Source Eye Diagram at TPA (2.25 Gbps)

Typical Performance Characteristics as a Repeater (continued)




Figure 23. Device Sink Eye Diagram at TPB (2.25 Gbps, Cable A = 25m 28 AWG HDMI)




Figure 24. Device Source Eye Diagram at TPC (2.25 Gbps, Cable A = 25m 28 AWG HDMI, EQ = 0x05, BYPASS = 0, DE = 0dB)




Figure 25. Device Source Eye Diagram at TPC (2.25 Gbps, Cable A = 25m 28 AWG HDMI, EQ = 0x05, BYPASS = 0, DE = -3dB)




Figure 26. System Sink Eye Diagram at TPD (2.25 Gbps, Cable A = 25m 28 AWG HDMI, Cable B = 7.5m 28AWG HDMI, EQ = 0x05, BYPASS = 0, DE = -3dB)




Figure 27. System Source Eye Diagram at TPA (1.65 Gbps)




Figure 28. Device Sink Eye Diagram at TPB (1.65 Gbps, Cable A = 35m 28 AWG HDMI)

Typical Performance Characteristics as a Repeater (continued)




Figure 29. Device Source Eye Diagram at TPC (1.65 Gbps, Cable A = 35m 28 AWG HDMI, EQ = 0x05, BYPASS = 0, DE = 0dB)




Figure 30. Device Source Eye Diagram at TPC (1.65 Gbps, Cable A = 35m 28 AWG HDMI, EQ = 0x05, BYPASS = 0, DE = -6dB)




Figure 31. System Sink Eye Diagram at TPD (1.65 Gbps, Cable A = 35m 28 AWG HDMI, Cable B = 10m 28AWG HDMI, EQ = 0x05, BYPASS = 0, DE = -6dB)

REVISION HISTORY

Changes from Revision F (April 2013) to Revision G	Page
• Changed layout of National Data Sheet to TI format	19

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS34RT5110SQ/NOPB	NRND	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	34RT5110	
DS34RT5110SQE/NOPB	NRND	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	34RT5110	
DS34RT5110SQX/NOPB	NRND	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	34RT5110	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS34RT5110SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS34RT5110SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS34RT5110SQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS34RT5110SQ/NOPB	WQFN	RHS	48	1000	356.0	356.0	35.0
DS34RT5110SQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
DS34RT5110SQX/NOPB	WQFN	RHS	48	2500	356.0	356.0	35.0



4214990/B 04/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHS0048A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X



SOLDER MASK DETAILS

4214990/B 04/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHS0048A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49
68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:15X

4214990/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated