









Buy



LMH6672

SNOS957H-APRIL 2001-REVISED AUGUST 2014

LMH6672 Dual, High Output Current, High Speed Op Amp

1 Features

High Output Drive

- 19.2 V_{PP} Differential Output Voltage, $R_1 = 50 \Omega$
- 9.6 V_{PP} Single-ended Output Voltage, $R_1 = 25 \Omega$
- **High Output Current**
 - $\pm 200 \text{ mA} @ \text{V}_{\text{O}} = 9 \text{V}_{\text{PP}}, \text{V}_{\text{S}} = 12 \text{ V}$

Low Distortion

- 105 dB SFDR @ 100 kHz, V_O = 8.4 V_{PP}, $R_1 = 25\Omega$
- 98 dB SFDR @ 1MHz, $V_0 = 2 V_{PP}$,
- $R_L = 100 \Omega$
- High Speed
 - 90 MHz 3 dB Bandwidth (G = 2)
 - 135 V/µs Slew Rate
- Low Noise
 - 3.1 nV/VHz: Input Noise Voltage
 - 1.8 pA/VHz: Input Noise Current
- Low Supply Current: 7.2mA/amp
- Single-supply Operation: 5 V to 12 V
- Stable for Gain of +2V/V or Higher
- Available in 8-pin SOIC and SO PowerPAD (DDA)

2 Applications

- ADSL PCI Modem Cards
- xDSL External Modems
- Line Drivers

Description 3


The LMH6672 is a low cost, dual high speed op amp capable of driving signals to within 1 V of the power supply rails. It features the high output drive with low distortion required for the demanding application of a single supply xDSL line driver.

When connected as a differential output driver, the LMH6672 can drive a 50- Ω load to 16.8 V_{PP} swing with only -98 dBc distortion, fully supporting the peak upstream power levels for upstream full-rate ADSL. The LMH6672 is fully specified for operation with 5-V and 12-V supplies. Ideal for PCI modem cards and xDSL modems.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)							
LMH6672	SOIC (8)	4.89 mm × 3.90 mm							

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Copyright © 2001–2014, Texas Instruments Incorporated

Table of Contents

6.7

7

1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	Handling Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	<mark>5</mark>

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (March 2013) to Revision H

Changed data sheet flow and layout to conform with new TI standards. Added the following sections: Device Information Table, Application and Implementation; Device and Documentation Support; Mechanical, Packaging, and Ordering Information 1 Added "Stable for Gain of +2V/V or Higher" in Features 1 Changed from "Junction Temperature Range" to "Operating Temperature Range" in Recommended Operating Changed curve label from 31 MHz to 13 MHz. Changed title from +5V to +5V/V in Figure 37...... 12 Changed from 41 mW to 17 mW...... 17 Added "from ambient"...... 17

Changes from Revision F (March 2013) to Revision G							
•	Changed layout of National Data Sheet to TI format	. 17					

8	Power Supply Recommendations						
	8.1	Thermal Management	16				
9	Dev	ice and Documentation Support	18				
	9.1	Trademarks	18				
	9.2	Electrostatic Discharge Caution	18				
	9.3	Glossary	18				
10	Med	chanical, Packaging, and Orderable					
	Info	rmation	18				

Typical Performance Characteristics 7

Detailed Description 15

7.1 Functional Block Diagram 15



www.ti.com


Page

Submit Documentation Feedback

2



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION				
NUMBER	NAME	I/O	DESCRIPTION				
1	OUT A	0	ChA Output				
2	-IN A	I	ChA Inverting Input				
3	+IN A	I	ChA Non-inverting Input				
4	V-	I	Negative Supply				
5	+IN B	I	ChB Non-inverting Input				
6	-IN B	I	ChB Inverting Input				
7	OUT B	0	ChB Output				
8	V ⁺	I	Positive Supply				

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN MAX	UNIT			
V _{IN} Differential		±1.2	V			
Output Short Circuit Duration	See ⁽²⁾					
Supply Voltage (V ⁺ – V ⁻)	13.2 V					
Voltage at Input/Output pins	V ⁺ +0.8 V [−] −0.8	V				
Junction Temperature		+150 ⁽³⁾	°C			
Soldering Information	Infrared or Convection (20 sec)	235	°C			
	Wave Soldering (10 sec)	260	°C			

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Shorting the output to either supply or ground will exceed the absolute maximum T_J and can result in failure.

(3) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$ and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board.

6.2 Handling Ratings

			MIN	MAX	UNIT	
T _{stg}	Storage temperature rang	Storage temperature range				
V _(ESD)	Electrostatic discharge ⁽¹⁾	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾	2	2000	V	
		Machine Model (MM)I ⁽³⁾		200		

(1) Human body model, 1.5 k Ω in series with 100 pF. Machine model, 200 Ω in series with 100 pF.

(2) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage (V ⁺ - V [−])	±2.5	±6.5	V
Operating Temperature Range	-40	150	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	SOIC Package D	SO PowerPAD Package DDA	UNIT	
		8 PINS	8 PINS		
[R _{0JA} Junction-to-ambient thermal resistance	172	58.6	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Unless otherwise specified, all limits are ensured for G = +2, V_S = ±2.5 to ±6V, R_F = R_{IN} = 470 Ω , R_L = 100 Ω .

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
DYNAMI	C PERFORMANCE						
	-3dB Bandwidth			90		MHz	
	0.1dB Bandwidth	$V_{S} = \pm 6V$		12		MHz	
	Slew Rate	V _S = ±6V, 4V Step, 10-90%		135		V/µs	
	Rise and Fall Time	V _S = 6V, 4V Step, 10-90%		23.5		ns	
DISTORT	ION and NOISE RESPONSE						
	2 nd Harmonic Distortion	$V_0 = 8.4 V_{PP}$, f = 100 kHz, R _L = 25 Ω		-105		dBc	
		$V_0 = 8.4 V_{PP}$, f = 1 MHz, R _L = 100 Ω		-90		dBc	
	3 rd Harmonic Distortion	$V_{O} = 8.4 V_{PP}$, f = 100 kHz, R _L = 25 Ω		-110		dBc	
		$V_0 = 8.4 V_{PP}$, f = 1 MHz, R _L = 100 Ω		-87		dBc	
	Input Noise Voltage	f = 100 kHz		3.1		nV√Hz	
	Input Noise Current	f = 100 kHz		1.8		pA/√Hz	
INPUT CI	HARACTERISTICS						
V _{OS}	Input Offset Voltage	$T_J = -40^{\circ}C$ to $125^{\circ}C$	-5.5	0.1	5.5		
00		5	-4	-0.2	4	4 mV	
IB	Input Bias Current	$T_J = -40^{\circ}C$ to 125°C		8	16	μA	
l _{os}	Input Offset Current	$T_{.1} = -40^{\circ}C$ to 125°C	-2.1	0	2.1	μA	
CMVR	Common Voltage Range	$V_{\rm S} = \pm 6 V$	-6.0	-5.7 to 4.5	4.5	V	
CMRR	Common-Mode Rejection Ratio	$V_{\rm S} = \pm 6V, T_{\rm J} = -40^{\circ}{\rm C} \text{ to } 125^{\circ}{\rm C}$	150	7.5		μV/V	
TRANSF	ER CHARACTERISTICS						
A _{VOL}	Voltage Gain	$R_{L} = 1k, T_{J} = -40^{\circ}C$ to $125^{\circ}C$	1.0	5		V/mV	
	-	$R_{L} = 25\Omega, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	0.67	3.4		V/mV	
Vo	Output Swing	$R_L = 25\Omega, V_S = \pm 6V$	-4.5	±4.8	4.5		
		$R_L = 25\Omega$, $T_J = -40^{\circ}C$ to $125^{\circ}C$, $V_S = \pm 6V$	-4.4	±4.8	4.4	V	
Vo	Output Swing	$R_L = 1k, V_S = \pm 6V$	-4.8	±4.8	4.8		
		$R_L = 1k$, $T_J = -40^{\circ}C$ to $125^{\circ}C$, $V_S = \pm 6V$	-4.7	±4.8	4.7	V	
I _{SC}	Output Current ⁽³⁾	$V_{\rm O} = 0, V_{\rm S} = \pm 6 V$	350	525		mA	
		$V_{O} = 0, V_{S} = \pm 6V,$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	260	600		mA	
POWER	SUPPLY				L		
I _S	Supply Current/Amp	$V_{S} = \pm 6V$			8		
		$V_{\rm S} = \pm 6V, T_{\rm J} = -40^{\circ}C \text{ to } 125^{\circ}C$		7.2	9	— mA	
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5V$ to $\pm 6V$, $T_{J} = -40^{\circ}C$ to $125^{\circ}C$	72	88.5		dB	

All limits are specified by testing, characterization or statistical analysis.
 Typical values represent the most likely parametric norm.
 Shorting the output to either supply or ground will exceed the absolute maximum T_J and can result in failure.

LMH6672

SNOS957H-APRIL 2001-REVISED AUGUST 2014

www.ti.com

STRUMENTS

EXAS

6.6 ±2.5V Electrical Characteristics

Unless otherwise specified, all limits are ensured for G = +2, $V_S = \pm 2.5$ to $\pm 6V$, $R_F = R_{IN} = 470\Omega$, $R_L = 100\Omega$.


	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
DYNAMI	C PERFORMANCE	· ·					
	−3 dB Bandwidth			80		MHz	
	0.1 dB Bandwidth			12		MHz	
	Rise and Fall Time	2V Step, 10-90%		14		ns	
DISTOR	ION and NOISE RESPONSE						
	2 nd Harmonic Distortion	$V_0 = 2 V_{PP}$, f = 100 kHz, R _L = 25 Ω		-96		dBc	
		$V_0 = 2 V_{PP}$, f = 1 MHz, R _L = 100 Ω		-85		dBc	
	3 rd Harmonic Distortion	$V_0 = 2 V_{PP}$, f = 100 kHz, R _L = 25 Ω		-98		dBc	
		$V_0 = 2 V_{PP}$, f = 1 MHz, R _L = 100 Ω		-87		dBc	
INPUT C	HARACTERISTICS						
V _{OS}	Input Offset Voltage	$T_J = -40^{\circ}C$ to $125^{\circ}C$	-5.5		5.5	mV	
			-4.0	0.02	4.0		
I _B	Input Bias Current	$T_J = -40^{\circ}C$ to $125^{\circ}C$		8.0	8.0 16		
CMVR	Common-Mode Voltage Range		-2.5		1.0	V	
CMRR	Common-Mode Rejection Ratio	$T_J = -40^{\circ}C$ to 125°C	150	8		μV/V	
TRANSF	ER CHARACTERISTICS						
A _{VOL}	Voltage Gain	foltage Gain $R_L = 25\Omega$, $T_J = -40$ °C to 125 °C 0.67 3		3		\//\/	
		$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.0	4		V/mV	
OUTPUT	CHARACTERISTICS						
Vo	Output Voltage Swing	R _L = 25Ω	1.20	1.45			
		$R_{L} = 25\Omega$, $T_{J} = -40^{\circ}C$ to $125^{\circ}C$	1.10	1.35		V	
		$R_L = 1k$	1.30	1.60			
		$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.25	1.50			
POWER	SUPPLY		1		I		
I _S	Supply Current/Amp				8.0		
		$T_J = -40^{\circ}C$ to $125^{\circ}C$		6.7	9.0	mA	

All limits are specified by testing, characterization or statistical analysis.
 Typical values represent the most likely parametric norm.




6.7 Typical Performance Characteristics

Av = + 2V/V



Typical Performance Characteristics (continued)









Typical Performance Characteristics (continued)

Av = + 2V/V



Typical Performance Characteristics (continued)









Typical Performance Characteristics (continued)

Av = + 2V/V




Typical Performance Characteristics (continued)














LMH6672 SNOS957H – APRIL 2001 – REVISED AUGUST 2014

www.ti.com

Typical Performance Characteristics (continued)








7 Detailed Description

7.1 Functional Block Diagram







8 Power Supply Recommendations

8.1 Thermal Management

The LMH6672 is a high-speed, high power, dual operational amplifier with a very high slew rate and very low distortion. For ease of use, it uses conventional voltage feedback. These characteristics make the LMH6672 ideal for applications where driving low impedances of 25 to 100 Ω such as xDSL and active filters.

A class AB output stage allows the LMH6672 to deliver high currents to low impedance loads with low distortion while consuming low quiescent supply current. For most op-amps, class AB topology means that internal power dissipation is rarely an issue, even with the trend to smaller surface mount packages. However, the LMH6672 has been designed for applications where high levels of power dissipation may be encountered.

Several factors contribute to power dissipation and consequently higher junction temperatures. These factors need to be well understood if the LMH6672 is to perform to specifications in all applications. This section will examine the typical application shown in Figure 44 as an example. Because both amplifiers are in a single package, the calculations are for the total power dissipated by both amplifiers.

There are two separate contributors to the internal power dissipation:

- 1. The product of the supply voltage and the quiescent current when no signal is being delivered to the external load.
- 2. The additional power dissipated while delivering power to the external load.

The first of these components appears easy to calculate simply by inspecting the data sheet. The typical quiescent supply current for this part is 7.2 mA per amplifier. Therefore, with a ± 6 volt supply, the total power dissipation is:

$$P_D = V_S \times 2 \times I_Q = 12 \times (14.4 \times 10^{-3}) = 173 \text{ mW}$$

where

•
$$(V_S = V_{CC} + V_{EE})$$

(1)

With a thermal resistance of 172° C/W for the SOIC package, this level of internal power dissipation will result in a junction temperature (T_J) of 30°C above ambient.

Using the worst-case maximum supply current of 18 mA and an ambient of 85°C, a similar calculation results in a power dissipation of 216 mW, or a T_J of 122°C.

This is approaching the maximum allowed T_J of 150°C before a signal is applied. Fortunately, in normal operation, this term is reduced, for reasons that will soon be explained.

The second contributor to high T_J is the power dissipated internally when power is delivered to the external load. This cause of temperature rise is more difficult to calculate, even when the actual operating conditions are known.

To maintain low distortion, in a Class AB output stage, an idle current, I_Q , is maintained through the output transistors when there is little or no output signal. In the LMH6672, about 4.8 mA of the total quiescent supply current of 14.4 mA flows through the output stages.

Under normal large signal conditions, as the output voltage swings positive, one transistor of the output pair will conduct the load current, while the other transistor shuts off, and dissipates no power. During the negative signal swing this situation is reversed, with the lower transistor sinking the load current while the upper transistor is cut off. The current in each transistor will approximate a half wave rectified version of the total load current.

Because the output stage idle current is now routed into the load, 4.8 mA can be subtracted from the quiescent supply current when calculating the quiescent power when the output is driving a load.



(5)

www.ti.com

Thermal Management (continued)

The power dissipation caused by driving a load in a DSL application, using a 1:2 turns ratio transformer driving 20 mW into the subscriber line and 20 mW into the back termination resistors, can be calculated as follows:

 $P_{DRIVER} = P_{TOT} - (P_{TERM} + P_{LINE})$

Where

- P_{DRIVER} is the LMH6672 power dissipation
- P_{TOT} is the total power drawn from the power supply
- P_{TERM} is the power dissipated in the back termination resistors
- P_{LINE} is the power sent into the subscriber line

• At full specified power, $P_{TERM} = P_{LINE} = 20 \text{ mW}, P_{TOT} = V_S \times I_S$ (2)

In this application, $V_S = 12V$.

 $I_{S} = I_{Q} + A_{VG} |I_{OUT}|$ (3) $I_{Q} = \text{the LMH6672 quiescent current minus the output stage idle current.}$ (4)

 $I_{0} = 14.4 - 4.8 = 9.6 \text{ mA}$

Average (A_{VG}) $|I_{OUT}|$ for a full-rate ADSL CPE application, using a 1:2 turns ratio transformer, is $\sqrt{40 \text{ mW/50}} = 28.28 \text{ mA RMS}$.

For a Gaussian signal, which the DMT ADSL signal approximates, $A_{VG} |I_{OUT}| = \sqrt{27\pi \times I_{RMS}} = 22.6$ mA. Therefore, $P_{TOT} = (22.6 \text{ mA} + 9.6 \text{ mA}) \times 12V = 386$ mW and P_{DRIVER} is 40 mW lower or 346 mW.

In the SOIC package, with a θ_{JA} of 172°C/W, this causes a temperature rise of 60°C. With an ambient temperature at the maximum recommended 85°C, the T_J is at 145°C, which is below the specified 150°C maximum.

Even if it is assumed that the absolute maximum I_S over temperature of 18 mA, when the I_Q is scaled up proportionally to 7 mA, the P_{DRIVER} only goes up by 17 mW causing a 62°C rise from ambient to 147°C.

Although very few CPE applications will ever operate in an environment as hot as 85°C, if a lower T_J is desired or the LMH6672 is to be used in an application where the power dissipation is higher, the SO PowerPAD (DDA) package provides a much lower $R_{\theta JA}$ of only 58.6° C/W. Using the same P_{DRIVER} as above, we find that the temperature rise is only about 21°C, resulting in T_J of 106°C with 85°C ambient.

NOTE

Since the exposed PAD (or DAP) of the SO PowerPAD (DDA) package is internally floating, the footprint for DAP could be connected to ground plane in PCB for better heat dissipation.

9 Device and Documentation Support

9.1 Trademarks

All trademarks are the property of their respective owners.

9.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

9.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
LMH6672MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	LMH66 72MA	Samples
LMH6672MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	LMH66 72MA	Samples
LMH6672MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	LMH66 72MR	Samples
LMH6672MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	LMH66 72MR	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6672MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6672MRX/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

Pack Materials-Page 1



PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6672MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6672MRX/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMH6672MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6672MR/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DDA0008A



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.




DDA0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site. 7.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 8.
- Size of metal pad may vary due to creepage requirement.
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DDA0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.




DDA0008D



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012, variation BA.




DDA0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DDA0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated