

SNOSBF3C - APRIL 1998 - REVISED MARCH 2013

LP395 Ultra Reliable Power Transistor

Check for Samples: LP395

FEATURES

- Internal Thermal Limiting
- Internal Current and Power Limiting
- Specified 100 mA Output Current
- 0.5 µA Typical Base Current
- Directly Interfaces with TTL or CMOS
- +36 Volts On Base Causes No Damage
- 2 µs Switching Time

DESCRIPTION

The LP395 is a fast monolithic transistor with complete overload protection. This very high gain transistor has included on the chip, current limiting, power limiting, and thermal overload protection, making it difficult to destroy from almost any type of overload. Available in an epoxy TO-92 transistor package this device is specified to deliver 100 mA.

Thermal limiting at the chip level, a feature not available in discrete designs, provides comprehensive protection against overload. Excessive power dissipation or inadequate heat sinking causes the thermal limiting circuitry to turn off the device preventing excessive die temperature.


The LP395 offers a significant increase in reliability while simplifying protection circuitry. It is especially attractive as a small incandescent lamp or solenoid driver because of its low drive requirements and blowout-proof design. The LP395 is easy to use and only a few precautions need be observed. Excessive collector to emitter voltage can destroy the LP395 as with any transistor. When the device is used as an emitter follower with a low source impedance, it is necessary to insert a 4.7 k Ω resistor in series with the base lead to prevent possible emitter follower oscillations. Also since it has good high frequency response, supply by-passing is recommended.

Areas where the LP395 differs from a standard NPN transistor are in saturation voltage, leakage (quiescent) current and in base current. Since the internal protection circuitry requires voltage and current to function, the minimum voltage across the device in the on condition (saturated) is typically 1.6 Volts, while in the off condition the quiescent (leakage) current is typically 200 μ A. Base current in this device flows out of the base lead, rather than into the base as is the case with conventional NPN transistors. Also the base can be driven positive up to 36 Volts without damage, but will draw current if driven negative more than 0.6 Volts. Additionally, if the base lead is left open, the LP395 will turn on.

The LP395 is a low-power version of the 1-Amp LM195/LM295/LM395 Ultra Reliable Power Transistor.

The LP395 is rated for operation over a -40° C to $+125^{\circ}$ C range.

Connection Diagram



BOTTOM VIEW Figure 1. TO-92 Package See NS Package LP0003A

Typical Applications




Figure 2. Fully Protected Lamp Driver

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Collector to Emitter Voltage	36V
Collector to Base Voltage	36V
Base to Emitter Voltage (Forward)	36V
Base to Emitter Voltage (Reverse)	10V
Base to Emitter Current (Reverse)	20 mA
Collector Current Limit	Internally Limited
Power Dissipation	Internally Limited
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits.

ELECTRICAL CHARACTERISTICS

Symbol Parameter		Conditions Typical		Tested Limit	Design Limit	Units (Limit)	
V _{CE}	Collector to Emitter	0.5 mA ≤ I _C ≤ 100 mA	0.5 mA ≤ I _C ≤ 100 mA			V(Max)	
	Operating Voltage				(3)		
I _{CL}	Collector Current Limit	$V_{BE} = 2V, V_{CE} = 36V$	45	25	20	mA(Min)	
	(4)	$V_{BE} = 2V, V_{CE} = 15V$	90	60	50	mA(Min)	
		$V_{BE} = 2V, 2V \le V_{CE} \le 6V$	130	100	100	mA(Min)	
I _B	Base Current	$0 \le I_C \le 100 \text{ mA}$	-0.3	-2.0	-2.5	µA(Max)	
l _Q	Quiescent Current	$V_{BE} = 0V, 0 \le V_{CE} \le 36V$	0.24	0.50	0.60	mA(Max)	
V _{CE(SAT)}	Saturation Voltage	$V_{BE} = 2V, I_{C} = 100 \text{ mA}$	1.82	2.00	2.10	V(Max)	
BV _{BE}	Base to Emitter Break-	$0 \le V_{CE} \le 36V, I_B = 2 \ \mu A$		36	36	V(Min)	
	down Voltage (4)						
V _{BE}	Base to Emitter Voltage	$I_{\rm C} = 5 \rm{mA}$	0.69	0.79	0.90	V(Max)	
	(5)	$I_{\rm C} = 100 \text{ mA}^{(4)}$	1.02		1.40	V (Max)	
t _S	Switching Time	$V_{CE} = 20V, R_{L} = 200\Omega$	$V_{CE} = 20V, R_L = 200\Omega$ 2			μs	
		$V_{BE} = 0V, +2V, 0V$					
θ _{JA}	Thermal Resistance	0.4" leads soldered to	150		180	°C/W	
	Junction to Ambient	printed circuit board				(Max)	
		0.125" leads soldered to	130		160	°C/W	
		printed circuit board				(Max)	

(1)

Specified and 100% production tested. Specified (but not 100% production tested) over the operating temperature and supply voltage ranges. These limits are not used to (2) calculate outgoing quality levels.

Parameters identified with **boldface type** apply at temp. extremes. All other numbers, unless noted apply at +25°C. (3)


(4) These numbers apply for pulse testing with a low duty cycle.

(5) Base positive with respect to emitter.



SNOSBF3C - APRIL 1998 - REVISED MARCH 2013






APPLICATIONS INFORMATION

One failure mode incandescent lamps may experience is one in which the filament resistance drops to a very low value before it actually blows out. This is especially rough on most solid-state lamp drivers and in most cases a lamp failure of this type will also cause the lamp driver to fail. Because of its high gain and blowout-proof design, the LP395 is an ideal candidate for reliably driving small incandescent lamps. Additionally, the current limiting characteristics of the LP395 are advantageous as it serves to limit the cold filament inrush current, thus increasing lamp life.

SNOSBF3C - APRIL 1998 - REVISED MARCH 2013




4



SNOSBF3C - APRIL 1998-REVISED MARCH 2013







SNOSBF3C - APRIL 1998-REVISED MARCH 2013

TYPICAL APPLICATIONS




Figure 13. Composite PNP

Page

www.ti.com

SNOSBF3C - APRIL 1998 - REVISED MARCH 2013

Changes	from	Revision	в	(March	2013) to	Revision C	
enangee			_	(

•	Changed layout of National Data Sheet to TI format	6
---	--	---



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP395Z/LFT1	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type		LP 395Z	Samples
LP395Z/NOPB	ACTIVE	TO-92	LP	3	1800	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	LP 395Z	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

GENERIC PACKAGE VIEW

TO-92 - 5.34 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




LP0003A



PACKAGE OUTLINE

TO-92 - 5.34 mm max height

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
 Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.




LP0003A

EXAMPLE BOARD LAYOUT

TO-92 - 5.34 mm max height

TO-92






LP0003A

TAPE SPECIFICATIONS

TO-92 - 5.34 mm max height

TO-92





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated