LM2704 Micropower Step-up DC/DC Converter with 550mA Peak Current Limit

Check for Samples: LM2704

FEATURES
- 550mA, 0.7Ω, Internal Switch
- Uses Small Surface Mount Components
- Adjustable Output Voltage up to 20V
- 2.2V to 7V Input Range
- Input Undervoltage Lockout
- 0.01μA Shutdown Current
- Small 5-Lead SOT-23 Package

APPLICATIONS
- LCD Bias Supplies
- White LED Back-Lighting
- Handheld Devices
- Digital Cameras
- Portable Applications

DESCRIPTION
The LM2704 is a micropower step-up DC/DC in a small 5-lead SOT-23 package. A current limited, fixed off-time control scheme conserves operating current resulting in high efficiency over a wide range of load conditions. The 21V switch allows for output voltages as high as 20V. The low 400ns off-time permits the use of tiny, low profile inductors and capacitors to minimize footprint and cost in space-conscious portable applications. The LM2704 is ideal for LCD panels requiring low current and high efficiency as well as white LED applications for cellular phone back-lighting. The LM2704 can drive up to 8 white LEDs from a single Li-Ion battery.

Typical Application Circuit

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2002–2013, Texas Instruments Incorporated
The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J$(MAX), the junction-to-ambient thermal resistance, $\theta_{JA}$, and the ambient temperature, $T_A$. See the Electrical Characteristics table for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_D$(MAX) = ($T_J$(MAX) − $T_A$)/$\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature.

**Figure 1. SOT23-5 - Top View**

$T_{J_{max}} = 125^\circ\text{C}$, $\theta_{JA} = 220^\circ\text{C/W}$

### PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SW</td>
<td>Power Switch input.</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Ground.</td>
</tr>
<tr>
<td>3</td>
<td>FB</td>
<td>Output voltage feedback input.</td>
</tr>
<tr>
<td>4</td>
<td>SHDN</td>
<td>Shutdown control input, active low.</td>
</tr>
<tr>
<td>5</td>
<td>V$_{IN}$</td>
<td>Analog and Power input.</td>
</tr>
</tbody>
</table>

**SW(Pin 1):** Switch Pin. This is the drain of the internal NMOS power switch. Minimize the metal trace area connected to this pin to minimize EMI.

**GND(Pin 2):** Ground Pin. Tie directly to ground plane.

**FB(Pin 3):** Feedback Pin. Set the output voltage by selecting values for $R_1$ and $R_2$ using:

$$R_1 = R_2 \left( \frac{V_{OUT}}{1.237V - 1} \right)$$

(1)

Connect the ground of the feedback network to an AGND plane which should be tied directly to the GND pin.

**SHDN(Pin 4):** Shutdown Pin. The shutdown pin is an active low control. Tie this pin above 1.1V to enable the device. Tie this pin below 0.3V to turn off the device.

**V$_{IN}$(Pin 5):** Input Supply Pin. Bypass this pin with a capacitor as close to the device as possible.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN}$</td>
<td>7.5V</td>
</tr>
<tr>
<td>SW Voltage</td>
<td>21V</td>
</tr>
<tr>
<td>FB Voltage</td>
<td>2V</td>
</tr>
<tr>
<td>SHDN Voltage</td>
<td>7.5V</td>
</tr>
<tr>
<td>Maximum Junction Temp. $T_J$</td>
<td>150°C</td>
</tr>
<tr>
<td>Lead Temperature (Soldering 10 sec.)</td>
<td>300°C</td>
</tr>
<tr>
<td>Vapor Phase (60 sec.)</td>
<td>215°C</td>
</tr>
<tr>
<td>Infrared (15 sec.)</td>
<td>220°C</td>
</tr>
<tr>
<td>ESD Ratings</td>
<td></td>
</tr>
<tr>
<td>Human Body Model</td>
<td>2kV</td>
</tr>
<tr>
<td>Machine Model</td>
<td>200V</td>
</tr>
</tbody>
</table>

(1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be ensured. For ensured specifications and test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

(3) The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J$(MAX), the junction-to-ambient thermal resistance, $\theta_{JA}$, and the ambient temperature, $T_A$. See the Electrical Characteristics table for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_D$(MAX) = $(T_J$(MAX) − $T_A$)/$\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature.

(4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

(5) ESD susceptibility using the machine model is 150V for SW pin.

Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min (°C)</th>
<th>Typ (°C)</th>
<th>Max (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction Temperature</td>
<td>−40°C to +125°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>2.2V</td>
<td>7V</td>
<td></td>
</tr>
<tr>
<td>SW Voltage Max.</td>
<td>20.5V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) All limits ensured at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested or ensured through statistical analysis. All limits at temperature extremes are ensured via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Electrical Characteristics

Specifications in standard type face are for $T_J$ = 25°C and those in bold typeface apply over the full Operating Temperature Range ($T_J$ = −40°C to +125°C). Unless otherwise specified, $V_{IN}$ = 2.2V.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_Q$</td>
<td>Device Disabled</td>
<td>$FB = 1.3V$</td>
<td>40</td>
<td>70</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>Device Enabled</td>
<td>$FB = 1.2V$</td>
<td>235</td>
<td>300</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>Shutdown</td>
<td>$SHDN = 0V$</td>
<td>0.01</td>
<td>2.5</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$V_{FB}$</td>
<td>Feedback Trip Point</td>
<td></td>
<td>1.189</td>
<td>1.237</td>
<td>1.269</td>
<td>V</td>
</tr>
<tr>
<td>$I_{CL}$</td>
<td>Switch Current Limit</td>
<td>$490$</td>
<td>550</td>
<td>610</td>
<td>620</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$420$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_B$</td>
<td>FB Pin Bias Current</td>
<td>$FB = 1.23V$</td>
<td>30</td>
<td>120</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>Input Voltage Range</td>
<td></td>
<td>2.2</td>
<td></td>
<td>7.0</td>
<td>V</td>
</tr>
<tr>
<td>$R_{DSON}$</td>
<td>Switch $R_{DSON}$</td>
<td></td>
<td>0.7</td>
<td>1.6</td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>$T_{OFF}$</td>
<td>Switch Off Time</td>
<td></td>
<td>400</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

(1) All limits ensured at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested or ensured through statistical analysis. All limits at temperature extremes are ensured via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely norm.

(3) Feedback current flows into the pin.
### Electrical Characteristics (continued)

Specifications in standard type face are for $T_J = 25^\circ C$ and those in **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^\circ C$ to $+125^\circ C$). Unless otherwise specified, $V_{IN} = 2.2V$.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min (1)</th>
<th>Typ (2)</th>
<th>Max (1)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{SD}$</td>
<td>SHDN Pin Current</td>
<td>$SHDN = V_{IN}, T_J = 25^\circ C$</td>
<td>0</td>
<td>80</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SHDN = V_{IN}, T_J = 125^\circ C$</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SHDN = GND$</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_L$</td>
<td>Switch Leakage Current</td>
<td>$V_{SW} = 20V$</td>
<td>0.05</td>
<td>5</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$UVP$</td>
<td>Input Undervoltage Lockout</td>
<td>ON/OFF Threshold</td>
<td>1.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{FB}$</td>
<td>Feedback Hysteresis</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>SHDN Threshold</td>
<td>SHDN low</td>
<td></td>
<td>0.7</td>
<td>0.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>SHDN High</td>
<td></td>
<td>1.1</td>
<td>0.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\theta_JA$</td>
<td>Thermal Resistance</td>
<td></td>
<td>220</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
</tbody>
</table>
Typical Performance Characteristics

Enable Current vs \( V_{\text{IN}} \) (Part Switching)

![Graph showing enable current vs \( V_{\text{IN}} \) with different temperatures.]

Disable Current vs \( V_{\text{IN}} \) (Part Not Switching)

![Graph showing disable current vs \( V_{\text{IN}} \) with different temperatures.]

Efficiency vs Load Current

![Graph showing efficiency vs load current with different input voltages.]

ShDN Threshold vs \( V_{\text{IN}} \)

![Graph showing shutdown threshold vs input voltage with different temperatures.]

---

Copyright © 2002–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: LM2704
Typical Performance Characteristics (continued)

Switch Current Limit

Switch $R_{\text{DS(ON)}}$

FB Trip Point and FB Pin Current

Output Voltage vs Load Current

Load Current

Temperature

Switch Current Limit

Switch $R_{\text{DS(ON)}}$

FB Trip Point and FB Pin Current

Output Voltage vs Load Current

Temperature

Load Current

Copyright © 2002–2013, Texas Instruments Incorporated

Product Folder Links: LM2704
Typical Performance Characteristics (continued)

Step Response

- $V_{OUT} = 20V$, $V_{IN} = 3.0V$
- 1) Load, 1mA to 17mA to 1mA, DC
- 2) $V_{OUT}$, 200mV/div, AC
- 3) $I_L$, 500mA/div, DC
- $T = 40\mu s$/div

Start-Up/Shutdown

- $V_{OUT} = 20V$, $V_{IN} = 2.5V$
- 1) SHDN, 1V/div, DC
- 2) $I_L$, 250mA/div, DC
- 3) $V_{OUT}$, 20V/div, DC
- $T = 400\mu s$/div
- $R_L = 1.3k\Omega$
The LM2704 features a constant off-time control scheme. Operation can be best understood by referring to Figure 2 and Figure 3. Transistors Q1 and Q2 and resistors R3 and R4 of Figure 2 form a bandgap reference used to control the output voltage. When the voltage at the FB pin is less than 1.237V, the Enable Comp in Figure 2 enables the device and the NMOS switch is turned on pulling the SW pin to ground. When the NMOS switch is on, current begins to flow through inductor L while the load current is supplied by the output capacitor C_OUT. Once the current in the inductor reaches the peak current limit, the CL Comp trips and the 400ns One Shot

Figure 2. LM2704 Block Diagram

Figure 3. Typical Switching Waveform

V_OUT = 20V, V_IN = 2.5V
1) V_SW, 20V/div, DC
2) Inductor Current, 500mA/div, DC
3) V_OUT, 100mV/div, AC
T = 10µs/div
turns off the NMOS switch. The SW voltage will then rise to the output voltage plus a diode drop and the inductor current will begin to decrease as shown in Figure 3. During this time the energy stored in the inductor is transferred to \( C_{\text{OUT}} \) and the load. After the 400ns off-time the NMOS switch is turned on and energy is stored in the inductor again. This energy transfer from the inductor to the output causes a stepping effect in the output ripple as shown in Figure 3.

This cycle is continued until the voltage at FB reaches 1.237V. When FB reaches this voltage, the enable comparator then disables the device turning off the NMOS switch and reducing the \( I_q \) of the device to 40\( \mu \)A. The load current is then supplied solely by \( C_{\text{OUT}} \) indicated by the gradually decreasing slope at the output as shown in Figure 3. When the FB pin drops slightly below 1.237V, the enable comparator enables the device and begins the cycle described previously. The SHDN pin can be used to turn off the LM2704 and reduce the \( I_q \) to 0.01\( \mu \)A. In shutdown mode the output voltage will be a diode drop lower than the input voltage.

### APPLICATION INFORMATION

#### INDUCTOR SELECTION

The appropriate inductor for a given application is calculated using the following equation:

\[
L = \left( \frac{V_{\text{OUT}} - V_{\text{IN(mini)}} + V_D}{I_{\text{CL}}} \right) T_{\text{OFF}}
\]

where \( V_D \) is the schottky diode voltage, \( I_{\text{CL}} \) is the switch current limit found in the Typical Performance Characteristics section, and \( T_{\text{OFF}} \) is the switch off time. When using this equation be sure to use the minimum input voltage for the application, such as for battery powered applications. For the LM2704 constant-off time control scheme, the NMOS power switch is turned off when the current limit is reached. There is approximately a 200ns delay from the time the current limit is reached in the NMOS power switch and when the internal logic actually turns off the switch. During this 200ns delay, the peak inductor current will increase. This increase in inductor current demands a larger saturation current rating for the inductor. This saturation current can be approximated by the following equation:

\[
I_{pk} = I_{\text{CL}} + \left( \frac{V_{\text{IN(maxi)}}}{L} \right) 200\text{ns}
\]

Choosing inductors with low ESR decrease power losses and increase efficiency.

Care should be taken when choosing an inductor. For applications that require an input voltage that approaches the output voltage, such as when converting a Li-Ion battery voltage to 5V, the 400ns off time may not be enough time to discharge the energy in the inductor and transfer the energy to the output capacitor and load. This can cause a ramping effect in the inductor current waveform and an increased ripple on the output voltage. Using a smaller inductor will cause the \( I_{pk} \) to increase and will increase the output voltage ripple further. This can be solved by adding a 4.7pF capacitor across the \( R_{\text{F1}} \) feedback resistor (Figure 2) and slightly increasing the output capacitor. A smaller inductor can then be used to ensure proper discharge in the 400ns off time.

#### DIODE SELECTION

To maintain high efficiency, the average current rating of the schottky diode should be larger than the peak inductor current, \( I_{pk} \). Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown of the schottky diode larger than the output voltage.

#### CAPACITOR SELECTION

Choose low ESR capacitors for the output to minimize output voltage ripple. Multilayer ceramic capacitors are the best choice. For most applications, a 1\( \mu \)F ceramic capacitor is sufficient. For some applications a reduction in output voltage ripple can be achieved by increasing the output capacitor.

Local bypassing for the input is needed on the LM2704. Multilayer ceramic capacitors are a good choice for this as well. A 4.7\( \mu \)F capacitor is sufficient for most applications. For additional bypassing, a 100nF ceramic capacitor can be used to shunt high frequency ripple on the input.
LAYOUT CONSIDERATIONS

The input bypass capacitor $C_{IN}$, as shown in Typical Application Circuit, must be placed close to the IC. This will reduce copper trace resistance which affects input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with $C_{IN}$ to shunt any high frequency noise to ground. The output capacitor, $C_{OUT}$, should also be placed close to the IC. Any copper trace connections for the Cout capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors $R1$ and $R2$, should be kept close to the FB pin to minimize copper trace connections that can inject noise into the system. The ground connection for the feedback resistor network should connect directly to an analog ground plane. The analog ground plane should tie directly to the GND pin. If no analog ground plane is available, the ground connection for the feedback network should tie directly to the GND pin. Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency.

Figure 4. White LED Application

Figure 5. Li-Ion 5V Application

Figure 6. Li-Ion 12V Application
Figure 7. 5V to 12V Application
## REVISION HISTORY

### Changes from Revision C (May 2013) to Revision D

<table>
<thead>
<tr>
<th>Enhanced Feature</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed layout of National Data Sheet to TI format</td>
<td>11</td>
</tr>
</tbody>
</table>
### PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PINS</th>
<th>Package Qty</th>
<th>Eco Plan (6)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM2704MF-ADJ/NOPB</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>S28B</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines “RoHS” to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, “RoHS” products are suitable for use in specified lead-free processes. TI may reference these types of products as “Pb-Free”.

**RoHS Exempt:** TI defines “RoHS Exempt” to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines “Green” to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a “~” will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish -** Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- **Q1**
- **Q2**
- **Q3**
- **Q4**

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM2704MF-ADJ/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM2704MF-ADJ/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refer to JEDEC MO-178.
NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource for the purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.