

# 1.5A Fast-Response High-Accuracy LDO Linear Regulator with Enable

Check for Samples: LP38855

DESCRIPTION

### **FEATURES**

- Standard V<sub>OUT</sub> Values of 0.8V and 1.2V
- Wide V<sub>BIAS</sub> Supply Operating Range of 3.0V to 5.5V
- Stable with 10 µF Ceramic Capacitors
- Dropout Voltage of 130 mV (Typical) at 1.5A Load Current
- Precision Output Voltage Across All Line and Load Conditions:
  - ±1.0% for  $T_1 = 25$ °C
  - ±2.0% for 0°C ≤ T<sub>J</sub> ≤ +125°C
  - ±3.0% for -40°C ≤ T<sub>J</sub> ≤ +125°C
- Over-Temperature and Over-Current Protection
- Available in 5 Lead TO-220 and DDPAK/TO-263 Packages
- Custom V<sub>OUT</sub> Values between 0.8V and 1.2V are Available
- -40°C to +125°C Operating Temperature Range

### **APPLICATIONS**

- ASIC Power Supplies In:
  - Desktops, Notebooks, and Graphics Cards, Servers
  - Gaming Set Top Boxes, Printers and Copiers
- Server Core and I/O Supplies
- DSP and FPGA Power Supplies
- SMPS Post-Regulator

# Typical Application Circuit

# The LP38855 is a high-current, fast-response regulator which can maintain output voltage regulation with an extremely low input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: $V_{BIAS}$ provides power for the internal bias and control circuits, as well as drive for the gate of the N-MOS power transistor, while $V_{IN}$ supplies power to the load. The use of an external bias rail allows the part to operate from ultra low $V_{IN}$ voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load

The fast transient response of this device makes it suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The LP38855 is available in TO-220 and DDPAK/TO-263 5-Lead packages.

current. The use of an N-MOS power transistor

results in wide bandwidth, yet minimum external


capacitance is required to maintain loop stability.

**Dropout Voltage:** 130 mV (typical) at 1.5A load current.

**Low Ground Pin Current:** 10 mA (typical) at 1.5A load current.

**Shutdown Current:** 1  $\mu A$  (typical)  $I_{IN(GND)}$  when EN pin is low.

**Precision Output Voltage:**  $\pm 1.0\%$  for  $T_J = 25^{\circ}C$  and  $\pm 2.0\%$  for  $0^{\circ}C \le T_J \le +125^{\circ}C$ , across all line and load conditions



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



### **Connection Diagrams**




Figure 1. DDPAK/TO-263 Package See Package Number KTT0005B




Figure 2. TO-220 Package See Package Number NDH0005D

# PIN DESCRIPTIONS TO-220-5 and DDPAK/TO-263-5 Packages

Pin #	Pin Symbol	Pin Description					
1	EN	The device Enable pin.					
2	IN	The unregulated input voltage pin					
3	GND	Ground					
4	OUT	The regulated output voltage pin					
5	BIAS	The supply for the internal control and reference circuitry					
TAB	TAB	The TAB is a thermal connection that is physically attached to the backside of the die, and is used as a thermal heat-sink connection. See the Application Information section for details					



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)

Storage Temperature Range		-65°C to +150°C
Lead Temperature	Soldering, 5 seconds	260°C
ESD Rating	Human Body Model <sup>(3)</sup>	±2 kV
Power Dissipation (4)		Internally Limited
V <sub>IN</sub> Supply Voltage (Survival)		-0.3V to +6.0V
V <sub>BIAS</sub> Supply Voltage (Surviva	al)	-0.3V to +6.0V
V <sub>EN</sub> Voltage (Survival)		-0.3V to +6.0V
V <sub>OUT</sub> Voltage (Survival)		-0.3V to +6.0V
I <sub>OUT</sub> Current (Survival)		Internally Limited
Junction Temperature		-40°C to +150°C

- (1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The Human Body Model (HBM) is a 100 pF capacitor discharged through a 1.5k resistor into each pin. Test method is per JESD22-A114. The HBM rating for device pin 1 (EN) is ±1.5 kV.
- (4) Device power dissipation must be de-rated based on device power dissipation (T<sub>D</sub>), ambient temperature (T<sub>A</sub>), and package junction to ambient thermal resistance (θ<sub>JA</sub>). Additional heat-sinking may be required to ensure that the device junction temperature (T<sub>J</sub>) does not exceed the maximum operating rating. See the Application Information section for details.

Submit Documentation Feedback

www.ti.com

### Operating Ratings<sup>(1)</sup>

V <sub>IN</sub> Supply Voltage	$(V_{OUT} + V_{DO})$ to $V_{BIAS}$
V <sub>BIAS</sub> Supply Voltage	3.0V to 5.5V
V <sub>EN</sub> Enable Input Voltage	0.0V to V <sub>BIAS</sub>
I <sub>OUT</sub>	0 mA to 1.5A
Junction Temperature Range <sup>(2)</sup>	-40°C to +125°C

- (1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.
- (2) Device power dissipation must be de-rated based on device power dissipation (T<sub>D</sub>), ambient temperature (T<sub>A</sub>), and package junction to ambient thermal resistance (θ<sub>JA</sub>). Additional heat-sinking may be required to ensure that the device junction temperature (T<sub>J</sub>) does not exceed the maximum operating rating. See the Application Information section for details.

### **Electrical Characteristics**

Unless otherwise specified:  $V_{IN} = V_{OUT(NOM)} + 1V$ ,  $V_{BIAS} = 3.0V$ ,  $I_{OUT} = 10$  mA,  $C_{IN} = C_{OUT} = 10$  µF,  $C_{BIAS} = 1$ µF,  $V_{EN} = V_{BIAS}$ . Limits in standard type are for  $T_J = 25$ °C only; limits in **boldface type** apply over the junction temperature  $(T_J)$  range of -40°C to +125°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		$\begin{aligned} & V_{OUT(NOM)} + 1V \leq V_{IN} \leq V_{BIAS}, \\ & 3.0V \leq V_{BIAS} \leq 5.5V, \\ & 10 \text{ mA} \leq I_{OUT} \leq 1.5A \end{aligned}$	-1.0 <b>-3.0</b>	0	+1.0 +3.0	
V <sub>OUT</sub>	Output Voltage Tolerance	$\begin{split} & V_{OUT(NOM)} + 1 V \leq V_{IN} \leq V_{BIAS}, \\ & 3.0 V \leq V_{BIAS} \leq 5.5 V, \\ & 10 \text{ mA} \leq I_{OUT} \leq 1.5 A, \\ & 0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C} \end{split}$	$V \le V_{BIAS} \le 5.5V$ , mA $\le I_{OUT} \le 1.5A$ , -2.0 0		+2.0	%
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation, V <sub>IN</sub> <sup>(1)</sup>	$V_{OUT(NOM)} + 1V \le V_{IN} \le V_{BIAS}$	-	0.04	-	%/V
$\Delta V_{OUT}/\Delta V_{BIAS}$	Line Regulation, V <sub>BIAS</sub> <sup>(1)</sup>	$3.0V \le V_{BIAS} \le 5.5V$	-	0.10	-	%/V
$\Delta V_{OUT}/\Delta I_{OUT}$	Output Voltage Load Regulation (2)	10 mA ≤ I <sub>OUT</sub> ≤ 1.5A	-	0.2	-	%/A
$V_{DO}$	Dropout Voltage, V <sub>IN</sub> - V <sub>OUT</sub> <sup>(3)</sup>	I <sub>OUT</sub> = 1.5A	-	130	165 <b>180</b>	mV
I <sub>GND(IN)</sub>		LP38855-0.8 10 mA ≤ I <sub>OUT</sub> ≤ 1.5A	-	7.0	8.5 <b>9.0</b>	^
	Ground Pin Current Drawn from V <sub>IN</sub> Supply	LP38855-1.2 10 mA ≤ I <sub>OUT</sub> ≤ 1.5A	-	11	12 <b>15</b>	mA
		V <sub>EN</sub> ≤ 0.5V	-	1.0	10 <b>300</b>	μA
	Ground Pin Current Drawn from	10 mA ≤ I <sub>OUT</sub> ≤ 1.5A	-	3.0	3.8 <b>4.5</b>	mA
IGND(BIAS)	V <sub>BIAS</sub> Supply	V <sub>EN</sub> ≤ 0.5V	-	100	170 <b>200</b>	μA
UVLO	Under-Voltage Lock-Out Threshold	V <sub>BIAS</sub> rising until device is functional	2.20 <b>2.00</b>	2.45	2.70 <b>2.90</b>	V
UVLO <sub>(HYS)</sub>	Under-Voltage Lock-Out Hysteresis	V <sub>BIAS</sub> falling from UVLO threshold until device is non-functional	60 <b>50</b>	150	300 <b>350</b>	mV
I <sub>SC</sub>	Output Short-Circuit Current	$V_{IN} = V_{OUT(NOM)} + 1V,$ $V_{BIAS} = 3.0V, V_{OUT} = 0.0V$	-	4.5	-	А

- (1) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
- (2) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.
- (3) Dropout voltage is defined the as input to output voltage differential (V<sub>IN</sub> V<sub>OUT</sub>) where the input voltage is low enough to cause the output voltage to drop 2% from the nominal value.



### **Electrical Characteristics (continued)**

Unless otherwise specified:  $V_{IN} = V_{OUT(NOM)} + 1V$ ,  $V_{BIAS} = 3.0V$ ,  $I_{OUT} = 10$  mA,  $C_{IN} = C_{OUT} = 10$   $\mu$ F,  $C_{BIAS} = 1\mu$ F,  $V_{EN} = V_{BIAS}$ . Limits in standard type are for  $T_J = 25^{\circ}$ C only; limits in **boldface type** apply over the junction temperature ( $T_J$ ) range of -40°C to +125°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
<b>ENABLE Pin</b>							
		V <sub>EN</sub> = V <sub>BIAS</sub>	-	0.01	-		
I <sub>EN</sub>	ENABLE pin Current	V <sub>EN</sub> = 0.0V, V <sub>BIAS</sub> = 5.5V	-19 <b>-13</b>	-30	-40 <b>-51</b>	μA	
V <sub>EN(ON)</sub>	Enable Voltage Threshold	V <sub>EN</sub> rising until Output = ON	1.00 <b>0.90</b>	1.25	1.50 <b>1.55</b>	V	
V <sub>EN(HYS)</sub>	Enable Voltage Hysteresis	V <sub>EN</sub> falling from V <sub>EN(ON)</sub> until Output = OFF	50 <b>30</b>	100	150 <b>200</b>	mV	
t <sub>OFF</sub>	Turn-OFF Delay Time	R <sub>LOAD</sub> × C <sub>OUT</sub> << t <sub>OFF</sub>	-	20	-		
t <sub>ON</sub>	Turn-ON Delay Time	R <sub>LOAD</sub> × C <sub>OUT</sub> << t <sub>ON</sub>	-	15	-	μs	
AC Paramete	ers						
PSRR	Ripple Rejection for V <sub>IN</sub> Input	V <sub>IN</sub> = V <sub>OUT</sub> +1V, f = 120 Hz	-	80	-	-10	
$(V_{IN})$	Voltage	$V_{IN} = V_{OUT} + 1V$ , $f = 1 \text{ kHz}$	-	65	-	dB	
PSRR	Dinnle Dejection for V Voltage	$V_{BIAS} = V_{OUT} + 3V$ , $f = 120 Hz$	-	58	-	dB	
(V <sub>BIAS</sub> )	Ripple Rejection for V <sub>BIAS</sub> Voltage	$V_{BIAS} = V_{OUT} + 3V$ , $f = 1 \text{ kHz}$	-	58	-	uБ	
	Output Noise Density	f = 120 Hz	-	1	-	µV/√ <del>Hz</del>	
$e_n$	Output Naige Valtage	BW = 10 Hz - 100 kHz	-	150	-	/	
	Output Noise Voltage	BW = 300 Hz - 300 kHz	-	90	-	μV <sub>RMS</sub>	
Thermal Para	ameters						
T <sub>SD</sub>	Thermal Shutdown Junction Temperature		-	160	-	°C	
T <sub>SD(HYS)</sub>	Thermal Shutdown Hysteresis		-	10	-		
	Thermal Resistance, Junction to	TO-220-5	-	60	-		
$\theta_{JA}$	Ambient <sup>(4)</sup>	DDPAK/TO-263-5	-	60	-	°C/\\'	
0	Thermal Resistance, Junction to	TO-220-5	-	3	-	°C/W	
$\theta_{JC}$	Case <sup>(4)</sup>	DDPAK/TO-263-5	-	3	-		

<sup>(4)</sup> Device power dissipation must be de-rated based on device power dissipation (T<sub>D</sub>), ambient temperature (T<sub>A</sub>), and package junction to ambient thermal resistance (θ<sub>JA</sub>). Additional heat-sinking may be required to ensure that the device junction temperature (T<sub>J</sub>) does not exceed the maximum operating rating. See the Application Information section for details.

Submit Documentation Feedback



# **Typical Performance Characteristics**

Unless otherwise specified:  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1V,  $V_{BIAS}$  = 3.0V,  $I_{OUT}$  = 10 mA,  $C_{IN}$  =  $C_{OUT}$  = 10  $\mu F$  Ceramic,  $C_{BIAS}$  = 1  $\mu F$  Ceramic,  $V_{EN}$  =  $V_{BIAS}$ .




Figure 3.





Figure 5.








Figure 4.







Submit Documentation Feedback



### **Typical Performance Characteristics (continued)**

Unless otherwise specified:  $T_J = 25$ °C,  $V_{IN} = V_{OUT(NOM)} + 1V$ ,  $V_{BIAS} = 3.0V$ ,  $I_{OUT} = 10$  mA,  $C_{IN} = C_{OUT} = 10$   $\mu F$  Ceramic,  $C_{BIAS} = 1$   $\mu F$  Ceramic,  $V_{EN} = V_{BIAS}$ .









Figure 11.



### **UVLO Thresholds vs Temperature**




Figure 10.

# Enable Pull-Down Current (I<sub>EN</sub>)




Figure 12.




Figure 14.

Submit Documentation Feedback



# **Typical Performance Characteristics (continued)**

Unless otherwise specified:  $T_J = 25$ °C,  $V_{IN} = V_{OUT(NOM)} + 1V$ ,  $V_{BIAS} = 3.0V$ ,  $I_{OUT} = 10$  mA,  $C_{IN} = C_{OUT} = 10$   $\mu F$  Ceramic,  $C_{BIAS} = 1$   $\mu F$  Ceramic,  $V_{EN} = V_{BIAS}$ .




Figure 15.





Figure 17.







Figure 16.






Figure 18.

### Load Transient Response, $C_{OUT} = 100 \mu F$ Ceramic




Figure 20.



# **Typical Performance Characteristics (continued)**

Unless otherwise specified:  $T_J = 25$ °C,  $V_{IN} = V_{OUT(NOM)} + 1V$ ,  $V_{BIAS} = 3.0V$ ,  $I_{OUT} = 10$  mA,  $C_{IN} = C_{OUT} = 10$   $\mu F$  Ceramic,  $C_{BIAS} = 1$   $\mu F$  Ceramic,  $V_{EN} = V_{BIAS}$ .




Figure 21.





Figure 23.



Load Transient Response,  $C_{OUT}$  = 100  $\mu F$  Tantalum




Figure 22.






Figure 24.



Submit Documentation Feedback



### **Block Diagram**



### APPLICATION INFORMATION

### **EXTERNAL CAPACITORS**

To assure regulator stability, capacitors are required on the input, output and bias pins as shown in the Typical Application Circuit.

### **Output Capacitor**

A minimum output capacitance of 10  $\mu$ F, ceramic, is required for stability. The amount of output capacitance can be increased without limit. The output capacitor must be located less than 1 cm from the output pin of the IC and returned to the device ground pin with a clean analog ground.

Only high quality ceramic types such as X5R or X7R should be used, as the Z5U and Y5F types do not provide sufficient capacitance over temperature.

Tantalum capacitors will also provide stable operation across the entire operating temperature range. However, the effects of ESR may provide variations in the output voltage during fast load transients. Using the minimum recommended 10 µF ceramic capacitor at the output will allow unlimited capacitance, Tantalum and/or Aluminum, to be added in parallel.

### **Input Capacitor**

The input capacitor must be at least 10  $\mu$ F, but can be increased without limit. It's purpose is to provide a low source impedance for the regulator input. A ceramic capacitor, X5R or X7R, is recommended.

Tantalum capacitors may also be used at the input pin. There is no specific ESR limitation on the input capacitor (the lower, the better).

Aluminum electrolytic capacitors can be used, but are not recommended as their ESR increases very quickly at cold temperatures. They are not recommended for any application where the ambient temperature falls below 0°C.



### **Bias Capacitor**

The capacitor on the bias pin must be at least 1 µF. It can be any good quality capacitor (ceramic is recommended).

### INPUT VOLTAGE

The input voltage ( $V_{IN}$ ) is the high current external voltage rail that will be regulated down to a lower voltage, which is applied to the load. The input voltage must be at least  $V_{OUT} + V_{DO}$ , and no higher than whatever value is used for  $V_{BIAS}$ .

### **BIAS VOLTAGE**

The bias voltage ( $V_{BIAS}$ ) is a low current external voltage rail required to bias the control circuitry and provide gate drive for the N-FET pass transistor. The bias voltage must be in the range of 3.0V to 5.5V to ensure proper operation of the device.

### UNDER VOLTAGE LOCKOUT

The bias voltage is monitored by a circuit which prevents the device from functioning when the bias voltage is below the Under-Voltage Lock-Out (UVLO) threshold of approximately 2.45V.

As the bias voltage rises above the UVLO threshold the device control circuitry become active. There is approximately 150 mV of hysteresis built into the UVLO threshold to provide noise immunity.

When the bias voltage is between the UVLO threshold and the Minimum Operating Rating value of 3.0V the device will be functional, but the operating parameters will not be within the specified limits.

### SUPPLY SEQUENCING

There is no requirement for the order that  $V_{IN}$  or  $V_{BIAS}$  are applied or removed. However, the output voltage cannot be ensured until both  $V_{IN}$  and  $V_{BIAS}$  are within the range of specified operating values.

If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommend for this diode clamp.

### **REVERSE VOLTAGE**

A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when  $V_{\text{IN}}$  is abruptly taken low and  $C_{\text{OUT}}$  continues to hold a sufficient charge such that the input to output voltage becomes reversed.

The NMOS pass element, by design, contains no body diode. This means that, as long as the gate of the pass element is not driven, there will not be any reverse current flow through the pass element during a reverse voltage event. The gate of the pass element is not driven when  $V_{BIAS}$  is below the UVLO threshold, or the EN pin is held low.

When  $V_{BIAS}$  is above the UVLO threshold, and the EN pin is above the  $V_{EN(ON)}$  threshold, the control circuitry is active and will attempt to regulate the output voltage. Since the input voltage is less than the output voltage the control circuit will drive the gate of the pass element to the full  $V_{BIAS}$  potential when the output voltage begins to fall. In this condition, reverse current will flow from the output pin to the input pin, limited only by the  $R_{DS(ON)}$  of the pass element and the output to input voltage differential. Discharging an output capacitor up to 1000  $\mu F$  in this manner will not damage the device as the current will decay rapidly. However, continuous reverse current should be avoided.



### **ENABLE OPERATION**

The Enable pin (EN) provides a mechanism to enable, or disable, the regulator output stage. The Enable pin has an internal pull-up, through a typical 180 k $\Omega$  resistor, to  $V_{BIAS}$ .

If the Enable pin is actively driven, pulling the Enable pin above the  $V_{EN}$  threshold of 1.25V (typical) will turn the regulator output on, while pulling the Enable pin below the  $V_{EN}$  threshold will turn the regulator output off. There is approximately 100 mV of hysteresis built into the Enable threshold provide noise immunity.

If the Enable function is not needed this pin should be left open, or connected directly to  $V_{BIAS}$ . If the Enable pin is left open, stray capacitance on this pin must be minimized, otherwise the output turn-on will be delayed while the stray capacitance is charged through the internal resistance ( $r_{EN}$ ).

### POWER DISSIPATION AND HEAT-SINKING

A heat-sink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions.

The total power dissipation of the device is the sum of three different points of dissipation in the device.

The first part is the power that is dissipated in the NMOS pass element, and can be determined with the formula:

$$P_{D(PASS)} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(1)

The second part is the power that is dissipated in the bias and control circuitry, and can be determined with the formula:

 $P_{D(BIAS)} = V_{BIAS} \times I_{GND(BIAS)}$ 

where

I<sub>GND(BIAS)</sub> is the portion of the operating ground current of the device that is related to V<sub>BIAS</sub>
 (2)

The third part is the power that is dissipated in portions of the output stage circuitry, and can be determined with the formula:

$$P_{D(IN)} = V_{IN} \times I_{GND(IN)}$$

where

$$I_{\text{GND(IN)}}$$
 is the portion of the operating ground current of the device that is related to  $V_{\text{IN}}$  (3)

The total power dissipation is then:

$$P_{D} = P_{D(PASS)} + P_{D(BIAS)} + P_{D(IN)}$$
 (4)

The maximum allowable junction temperature rise ( $\Delta T_J$ ) depends on the maximum anticipated ambient temperature ( $T_{A(MAX)}$ ) for the application, and the maximum allowable operating junction temperature ( $T_{J(MAX)}$ ):

$$\Delta T_{J} = T_{J(MAX)} - T_{A(MAX)} \tag{5}$$

The maximum allowable value for junction to ambient Thermal Resistance,  $\theta_{JA}$ , can be calculated using the formula:

$$\theta_{\mathsf{JA}} \leq \frac{\Delta \mathsf{T}_{\mathsf{J}}}{\mathsf{P}_{\mathsf{D}}}$$
 (6)

### Heat-Sinking the TO-220 Package

The TO-220 package has a  $\theta_{JA}$  rating of 60°C/W, and a  $\theta_{JC}$  rating of 3°C/W. These ratings are for the package only, no additional heat-sinking, and with no airflow.

The thermal resistance of a TO-220 package can be reduced by attaching it to a heat-sink or a copper plane on a PC board. If a copper plane is to be used, the values of  $\theta_{JA}$  will be same as shown in next section for DDPAK/TO-263 package.



The heat-sink to be used in the application should have a heat-sink to ambient thermal resistance,  $\theta_{HA}$ :

 $\theta_{HA} \leq \theta_{JA} - (\theta_{CH} + \theta_{JC})$ 

### where

- $\theta_{JA}$  is the required total thermal resistance from the junction to the ambient air
- $\theta_{\text{CH}}$  is the thermal resistance from the case to the surface of the heat sink
- $\theta_{JC}$  is the thermal resistance from the junction to the surface of the case

(7)

For this equation,  $\theta_{JC}$  is about 3°C/W for a TO-220 package. The value for  $\theta_{CH}$  depends on method of attachment, insulator, etc.  $\theta_{CH}$  varies between 1.5°C/W to 2.5°C/W. Consult the heat-sink manufacturer datasheet for details and recommendations.

### Heat-Sinking the DDPAK/TO-263 Package

The DDPAK/TO-263 package has a  $\theta_{JA}$  rating of 60°C/W, and a  $\theta_{JC}$  rating of 3°C/W. These ratings are for the package only, no additional heat-sinking, and with no airflow.

The DDPAK/TO-263 package uses the copper plane on the PCB as a heat-sink. The tab of this package is soldered to the copper plane for heat-sinking. The graph below shows a curve for the  $\theta_{JA}$  of TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat-sinking.




Figure 27.  $\theta_{JA}$  vs Copper (1 Ounce) Area for the DDPAK/TO-263 package

As shown in Figure 27, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for  $\theta_{JA}$  for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.

Figure 28 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient temperatures, assuming  $\theta_{JA}$  is 35°C/W and the maximum junction temperature is 125°C.




Figure 28. Maximum Power Dissipation vs Ambient Temperature for DDPAK/TO-263 Package

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated



# **REVISION HISTORY**

Changes from Revision C (April 2013) to Revision D					
•	Changed layout of National Data Sheet to TI format	. 12			

www.ti.com 30-Apr-2024

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP38855S-1.2/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP38855S -1.2	Samples
LP38855SX-1.2/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP38855S -1.2	Samples
LP38855T-0.8/NOPB	ACTIVE	TO-220	NDH	5	45	RoHS & Green	SN	Level-1-NA-UNLIM	-40 to 125	LP38855T -0.8	Samples
LP38855T-1.2/NOPB	ACTIVE	TO-220	NDH	5	45	RoHS & Green	SN	Level-1-NA-UNLIM	-40 to 125	LP38855T -1.2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-May-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38855SX-1.2/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 1-May-2024




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP38855SX-1.2/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-May-2024

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LP38855S-1.2/NOPB	KTT	TO-263	5	45	502	25	8204.2	9.19
LP38855T-0.8/NOPB	NDH	TO-220	5	45	502	30	30048.2	10.74
LP38855T-1.2/NOPB	NDH	TO-220	5	45	502	30	30048.2	10.74





### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated