

# LMR62014 SIMPLE SWITCHER® 20V<sub>out</sub>, 1.4A Step-Up Voltage Regulator in SOT-23

Check for Samples: [LMR62014](#)

## FEATURES

- Input Voltage Range of 2.7V to 14V
- Output Voltage up to 20V
- Switch Current up to 1.4A
- 1.6 MHz Switching Frequency
- Low Shutdown I<sub>q</sub>, <1 μA
- Cycle-by-Cycle Current Limiting
- Internally Compensated
- 5-Pin SOT-23 Packaging (2.92 x 2.84 x 1.08mm)
- Fully Enabled for WEBENCH® Power Designer



## PERFORMANCE BENEFITS

- Extremely Easy to Use
- Tiny Overall Solution Reduces System Cost

## APPLICATIONS


- Boost Conversions from 3.3V, 5V, and 12V Rails
- Space Constrained Applications
- Embedded Systems
- LCD Displays
- LED Applications

## System Performance



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.



Connection Diagram




Figure 1. 5-Lead SOT-23 (Top View)  
See DBV Package

PIN DESCRIPTIONS

| Pin | Name            | Function   |
|-----|-----------------|--|
| 1   | SW              | Drain of the internal FET switch.                                  |
| 2   | GND             | Analog and power ground.   |
| 3   | FB              | Feedback point that connects to external resistive divider.        |
| 4   | SHDN            | Shutdown control input. Connect to Vin if the feature is not used. |
| 5   | V <sub>IN</sub> | Analog and power input.  |



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)</sup>

|  |                     |
|--|---------------------|
| Storage Temperature Range                                | -65°C to +150°C     |
| Operating Junction Temperature Range                     | -40°C to +125°C     |
| Lead Temp. (Soldering, 5 sec.)                           | 300°C               |
| Power Dissipation <sup>(3)</sup>                         | Internally Limited  |
| FB Pin Voltage   | -0.4V to +6V        |
| SW Pin Voltage   | -0.4V to +22V       |
| Input Supply Voltage                                     | -0.4V to +14.5V     |
| $\overline{\text{SHDN}}$ Pin Voltage                     | -0.4V to VIN + 0.3V |
| $\theta_{\text{J-A}}$ (SOT-23)                           | 265°C/W             |
| ESD Rating Human Body Model <sup>(4)</sup>               | 2 kV                |
| For soldering specifications see <a href="#">SNOA549</a> |                     |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of the limits set forth under the operating ratings which specify the intended range of operating conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The maximum power dissipation which can be safely dissipated for any application is a function of the maximum junction temperature,  $T_{\text{J(MAX)}} = 125^{\circ}\text{C}$ , the junction-to-ambient thermal resistance for the SOT-23 package,  $\theta_{\text{J-A}} = 265^{\circ}\text{C/W}$ , and the ambient temperature,  $T_{\text{A}}$ . The maximum allowable power dissipation at any ambient temperature for designs using this device can be calculated using the formula:
 
$$P(\text{MAX}) = \frac{T_{\text{J(MAX)}} - T_{\text{A}}}{\theta_{\text{J-A}}} = \frac{125 - T_{\text{A}}}{265}$$
 If power dissipation exceeds the maximum specified above, the internal thermal protection circuitry will protect the device by reducing the output voltage as required to maintain a safe junction temperature.
- (4) The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

## Electrical Characteristics

Limits in standard typeface are for  $T_J = 25^\circ\text{C}$ , and limits in **boldface type** apply over the full operating temperature range ( $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$ ). Unless otherwise specified:  $V_{IN} = 5\text{V}$ ,  $V_{SHDN} = 5\text{V}$ ,  $I_L = 0\text{A}$ .

| Symbol                                | Parameter                          | Conditions  | Min <sup>(1)</sup>     | Typical <sup>(2)</sup> | Max <sup>(1)</sup> | Units         |  |
|---------------------------------------|------------------------------------|---|------------------------|------------------------|--------------------|---------------|--|
| $V_{IN}$                              | Input Voltage                      |   | <b>2.7</b>             |                        | <b>14</b>          | V             |  |
| $V_{OUT(MIN)}$                        | Minimum Output Voltage Under Load  | $R_L = 43\Omega^{(3)}$                            | $V_{IN} = 2.7\text{V}$ | <b>5.4</b>             | 7                  |               |  |
|                                       |                                    |   | $V_{IN} = 3.3\text{V}$ | <b>8</b>               | 10                 |               |  |
|                                       |                                    |   | $V_{IN} = 5\text{V}$   | <b>13</b>              | 17                 |               |  |
|                                       |                                    | $R_L = 15\Omega^{(3)}$                            | $V_{IN} = 2.7\text{V}$ | <b>3.75</b>            | 5                  |               |  |
|                                       |                                    |   | $V_{IN} = 3.3\text{V}$ | <b>5</b>               | 6.5                |               |  |
|                                       |                                    |   | $V_{IN} = 5\text{V}$   | <b>8.75</b>            | 11                 |               |  |
| $I_{SW}$                              | Switch Current Limit               | See <sup>(4)</sup>                                | 1.8<br><b>1.4</b>      | 2                      |                    | A             |  |
| $R_{DS(ON)}$                          | Switch ON Resistance               | $I_{SW} = 100\text{ mA}$ , $V_{IN} = 5\text{V}$   |                        | 260                    | 400<br><b>500</b>  | m $\Omega$    |  |
|                                       |                                    | $I_{SW} = 100\text{ mA}$ , $V_{IN} = 3.3\text{V}$ |                        | 300                    | 450<br><b>550</b>  |               |  |
| $SHDN_{TH}$                           | Shutdown Threshold                 | Device ON   | <b>1.5</b>             |                        |                    | V             |  |
|                                       |                                    | Device OFF  |                        |                        | <b>0.50</b>        |               |  |
| $I_{SHDN}$                            | Shutdown Pin Bias Current          | $V_{SHDN} = 0$                                    |                        | 0                      |                    | $\mu\text{A}$ |  |
|                                       |                                    | $V_{SHDN} = 5\text{V}$                            |                        | 0                      | <b>2</b>           |               |  |
| $V_{FB}$                              | Feedback Pin Reference Voltage     | $V_{IN} = 3\text{V}$                              | <b>1.205</b>           | 1.230                  | <b>1.255</b>       | V             |  |
| $I_{FB}$                              | Feedback Pin Bias Current          | $V_{FB} = 1.23\text{V}$                           |                        | 60                     | <b>500</b>         | nA            |  |
| $I_Q$                                 | Quiescent Current                  | $V_{SHDN} = 5\text{V}$ , Switching                |                        | 2                      | <b>3.0</b>         | mA            |  |
|                                       |                                    | $V_{SHDN} = 5\text{V}$ , Not Switching            |                        | 400                    | <b>500</b>         |               |  |
|                                       |                                    | $V_{SHDN} = 0$                                    |                        | 0.024                  | 1                  | $\mu\text{A}$ |  |
| $\frac{\Delta V_{FB}}{\Delta V_{IN}}$ | FB Voltage Line Regulation         | $2.7\text{V} \leq V_{IN} \leq 14\text{V}$         |                        | 0.02                   |                    | %/V           |  |
| $F_{SW}$                              | Switching Frequency <sup>(5)</sup> |   | <b>1</b>               | 1.6                    | <b>1.85</b>        | MHz           |  |
| $D_{MAX}$                             | Maximum Duty Cycle <sup>(5)</sup>  |   | <b>86</b>              | 93                     |                    | %             |  |
| $I_L$                                 | Switch Leakage                     | Not Switching $V_{SW} = 5\text{V}$                |                        |                        | 1                  | $\mu\text{A}$ |  |

(1) Limits are ensured by testing, statistical correlation, or design.

(2) Typical values are derived from the mean value of a large quantity of samples tested during characterization and represent the most likely expected value of the parameter at room temperature.

(3)  $L = 10\ \mu\text{H}$ ,  $C_{OUT} = 4.7\ \mu\text{F}$ , duty cycle = maximum

(4) Switch current limit is dependent on duty cycle (see [Typical Performance Characteristics](#)).

(5) Specified limits are the same for  $V_{IN} = 3.3\text{V}$  input.

### Typical Performance Characteristics

Unless otherwise specified:  $V_{IN} = 5V$ ,  $\overline{SHDN}$  pin tied to  $V_{IN}$ .




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

**Typical Performance Characteristics (continued)**

Unless otherwise specified:  $V_{IN} = 5V$ ,  $\overline{SHDN}$  pin tied to  $V_{IN}$ .




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.

**Typical Performance Characteristics (continued)**

Unless otherwise specified:  $V_{IN} = 5V$ ,  $\overline{SHDN}$  pin tied to  $V_{IN}$ .




Figure 14.




Figure 15.




Figure 16.





Figure 17.

Block Diagram





## THEORY OF OPERATION

The LMR62014 is a switching converter IC that operates at a fixed frequency (1.6 MHz) for fast transient response over a wide input voltage range and incorporates pulse-by-pulse current limiting protection. Because this is current mode control, a 33 mΩ sense resistor in series with the switch FET is used to provide a voltage (which is proportional to the FET current) to both the input of the pulse width modulation (PWM) comparator and the current limit amplifier.

At the beginning of each cycle, the S-R latch turns on the FET. As the current through the FET increases, a voltage (proportional to this current) is summed with the ramp coming from the ramp generator and then fed into the input of the PWM comparator. When this voltage exceeds the voltage on the other input (coming from the Gm amplifier), the latch resets and turns the FET off. Since the signal coming from the Gm amplifier is derived from the feedback (which samples the voltage at the output), the action of the PWM comparator constantly sets the correct peak current through the FET to keep the output voltage in regulation.

Q1 and Q2 along with R3 - R6 form a bandgap voltage reference used by the IC to hold the output in regulation. The currents flowing through Q1 and Q2 will be equal, and the feedback loop will adjust the regulated output to maintain this. Because of this, the regulated output is always maintained at a voltage level equal to the voltage at the FB node "multiplied up" by the ratio of the output resistive divider.

The current limit comparator feeds directly into the flip-flop that drives the switch FET. If the FET current reaches the limit threshold, the FET is turned off and the cycle terminated until the next clock pulse. The current limit input terminates the pulse regardless of the status of the output of the PWM comparator.

## Application Hints

### SELECTING THE EXTERNAL CAPACITORS

The best capacitors for use with the LMR62014 are multi-layer ceramic capacitors. They have the lowest ESR (equivalent series resistance) and highest resonance frequency which makes them optimum for use with high frequency switching converters.

When selecting a ceramic capacitor, only X5R and X7R dielectric types should be used. Other types such as Z5U and Y5F have such severe loss of capacitance due to effects of temperature variation and applied voltage, they may provide as little as 20% of rated capacitance in many typical applications. Always consult capacitor manufacturer's data curves before selecting a capacitor.

### SELECTING THE OUTPUT CAPACITOR

A single ceramic capacitor of value 4.7 μF to 10 μF will provide sufficient output capacitance for most applications. If larger amounts of capacitance are desired for improved line support and transient response, tantalum capacitors can be used. Aluminum electrolytics with ultra low ESR such as Sanyo Oscon can be used, but are usually prohibitively expensive. Typical Al electrolytic capacitors are not suitable for switching frequencies above 500 kHz due to significant ringing and temperature rise due to self-heating from ripple current. An output capacitor with excessive ESR can also reduce phase margin and cause instability.

In general, if electrolytics are used, it is recommended that they be paralleled with ceramic capacitors to reduce ringing, switching losses, and output voltage ripple.

### SELECTING THE INPUT CAPACITOR

An input capacitor is required to serve as an energy reservoir for the current which must flow into the coil each time the switch turns ON. This capacitor must have extremely low ESR, so ceramic is the best choice. We recommend a nominal value of 2.2 μF, but larger values can be used. Since this capacitor reduces the amount of voltage ripple seen at the input pin, it also reduces the amount of EMI passed back along that line to other circuitry.

## FEED-FORWARD COMPENSATION

Although internally compensated, the feed-forward capacitor  $C_f$  is required for stability (see [Basic Application Circuit](#)). Adding this capacitor puts a zero in the loop response of the converter. The recommended frequency for the zero  $f_z$  should be approximately 6 kHz.  $C_f$  can be calculated using the formula:

$$C_f = 1 / (2 \times \pi \times R_1 \times f_z) \quad (1)$$

## SELECTING DIODES


The external diode used in the typical application should be a Schottky diode. The diode must be rated to handle the maximum output voltage and load current. A 20V diode such as the MBR0520 is recommended.

The MBR05XX series of diodes are designed to handle a maximum average current of 0.5A. For applications exceeding 0.5A average, a Toshiba CRS08 can be used.

## LAYOUT HINTS

High frequency switching regulators require very careful layout of components in order to get stable operation and low noise. All components must be as close as possible to the LMR62014 device. It is recommended that a 4-layer PCB be used so that internal ground planes are available.

As an example, a recommended layout of components is shown:



**Figure 18. Recommended PCB Component Layout**

Some additional guidelines to be observed:

1. Keep the path between L1, D1, and C2 extremely short. Parasitic trace inductance in series with D1 and C2 will increase noise and ringing.
2. The feedback components R1, R2 and CF must be kept close to the FB pin of U1 to prevent noise injection on the FB pin trace.
3. If internal ground planes are available (recommended) use vias to connect directly to ground at pin 2 of U1, as well as the negative sides of capacitors C1 and C2.

## SETTING THE OUTPUT VOLTAGE

The output voltage is set using the external resistors R1 and R2 (see [Basic Application Circuit](#)). A value of approximately 13.3 kΩ is recommended for R2 to establish a divider current of approximately 92 μA. R1 is calculated using the formula:

$$R1 = R2 \times (V_{OUT}/1.23 - 1) \quad (2)$$




Figure 19. Basic Application Circuit

## DUTY CYCLE

The maximum duty cycle of the switching regulator determines the maximum boost ratio of output-to-input voltage that the converter can attain in continuous mode of operation. The duty cycle for a given boost application is defined as:

$$\text{Duty Cycle} = \frac{V_{OUT} + V_{DIODE} - V_{IN}}{V_{OUT} + V_{DIODE} - V_{SW}} \quad (3)$$

This applies for continuous mode operation.

## INDUCTANCE VALUE

The first question we are usually asked is: “How small can I make the inductor?” (because they are the largest sized component and usually the most costly). The answer is not simple and involves trade-offs in performance. Larger inductors mean less inductor ripple current, which typically means less output voltage ripple (for a given size of output capacitor). Larger inductors also mean more load power can be delivered because the energy stored during each switching cycle is:

$$E = L/2 \times (I_p)^2$$

where

- “I<sub>p</sub>” is the peak inductor current. (4)

An important point to observe is that the LMR62014 will limit its switch current based on peak current. This means that since I<sub>p</sub>(max) is fixed, increasing L will increase the maximum amount of power available to the load. Conversely, using too little inductance may limit the amount of load current which can be drawn from the output.

Best performance is usually obtained when the converter is operated in “continuous” mode at the load current range of interest, typically giving better load regulation and less output ripple. Continuous operation is defined as not allowing the inductor current to drop to zero during the cycle. It should be noted that all boost converters shift over to discontinuous operation as the output load is reduced far enough, but a larger inductor stays “continuous” over a wider load current range.

To better understand these trade-offs, a typical application circuit (5V to 12V boost with a 10  $\mu\text{H}$  inductor) will be analyzed. We will assume:


$$V_{\text{IN}} = 5\text{V}, V_{\text{OUT}} = 12\text{V}, V_{\text{DIODE}} = 0.5\text{V}, V_{\text{SW}} = 0.5\text{V} \quad (5)$$

Since the frequency is 1.6 MHz (nominal), the period is approximately 0.625  $\mu\text{s}$ . The duty cycle will be 62.5%, which means the ON time of the switch is 0.390  $\mu\text{s}$ . It should be noted that when the switch is ON, the voltage across the inductor is approximately 4.5V.

Using the equation:

$$V = L (di/dt) \quad (6)$$

We can then calculate the di/dt rate of the inductor which is found to be 0.45 A/ $\mu\text{s}$  during the ON time. Using these facts, we can then show what the inductor current will look like during operation:



**Figure 20. 10  $\mu\text{H}$  Inductor Current,  
5V–12V Boost (LMR62014X)**

During the 0.390  $\mu\text{s}$  ON time, the inductor current ramps up 0.176A and ramps down an equal amount during the OFF time. This is defined as the inductor “ripple current”. It can also be seen that if the load current drops to about 33 mA, the inductor current will begin touching the zero axis which means it will be in discontinuous mode. A similar analysis can be performed on any boost converter, to make sure the ripple current is reasonable and continuous operation will be maintained at the typical load current values.

### MAXIMUM SWITCH CURRENT

The maximum FET switch current available before the current limiter cuts in is dependent on duty cycle of the application. This is illustrated in the graphs below which show typical values of switch current as a function of effective (actual) duty cycle:




Figure 21. Switch Current Limit vs Duty Cycle

### CALCULATING LOAD CURRENT

As shown in Figure 20 which depicts inductor current, the load current is related to the average inductor current by the relation:

$$I_{LOAD} = I_{IND(AVG)} \times (1 - DC)$$

where

- "DC" is the duty cycle of the application. (7)

The switch current can be found by:

$$I_{SW} = I_{IND(AVG)} + \frac{1}{2} (I_{RIPPLE})$$
 (8)


Inductor ripple current is dependent on inductance, duty cycle, input voltage and frequency:

$$I_{RIPPLE} = DC \times (V_{IN} - V_{SW}) / (f \times L)$$
 (9)

combining all terms, we can develop an expression which allows the maximum available load current to be calculated:

$$I_{LOAD(max)} = (1 - DC) \times \frac{I_{SW(max)} - DC (V_{IN} - V_{SW})}{2fL}$$
 (10)

The equation shown to calculate maximum load current takes into account the losses in the inductor or turn-OFF switching losses of the FET and diode. For actual load current in typical applications, we took bench data for various input and output voltages that displayed the maximum load current available for a typical device in graph form:



**Figure 22. Max. Load Current (typ) vs V<sub>IN</sub>**

### DESIGN PARAMETERS V<sub>SW</sub> AND I<sub>SW</sub>

The value of the FET "ON" voltage (referred to as V<sub>SW</sub> in the equations) is dependent on load current. A good approximation can be obtained by multiplying the "ON Resistance" of the FET times the average inductor current.

FET on resistance increases at V<sub>IN</sub> values below 5V, since the internal N-FET has less gate voltage in this input voltage range (see [Typical Performance Characteristics](#) curves). Above V<sub>IN</sub> = 5V, the FET gate voltage is internally clamped to 5V.

The maximum peak switch current the device can deliver is dependent on duty cycle. For higher duty cycles, see [Typical Performance Characteristics](#) curves.

### THERMAL CONSIDERATIONS

At higher duty cycles, the increased ON time of the FET means the maximum output current will be determined by power dissipation within the LMR62014 FET switch. The switch power dissipation from ON-state conduction is calculated by:

$$P_{(SW)} = DC \times I_{IND(AVE)}^2 \times R_{DS(ON)} \quad (11)$$

There will be some switching losses as well, so some derating needs to be applied when calculating IC power dissipation.

### INDUCTOR SUPPLIERS

Recommended suppliers of inductors for this product include, but are not limited to Sumida, Coilcraft, Panasonic, TDK and Murata. When selecting an inductor, make certain that the continuous current rating is high enough to avoid saturation at peak currents. A suitable core type must be used to minimize core (switching) losses, and wire power losses must be considered when selecting the current rating.

### SHUTDOWN PIN OPERATION

The device is turned off by pulling the shutdown pin low. If this function is not going to be used, the pin should be tied directly to V<sub>IN</sub>. If the SHDN function will be needed, a pull-up resistor must be used to V<sub>IN</sub> (approximately 50k-100kΩ recommended). The SHDN pin must not be left unterminated.





Figure 23. Flash LED Application

### REVISION HISTORY

| Changes from Revision A (April 2013) to Revision B         | Page               |
|--|--------------------|
| • Changed layout of National Data Sheet to TI format ..... | <a href="#">15</a> |



**PACKAGING INFORMATION**

| Orderable Device  | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|-------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| LMR62014XMF/NOPB  | LIFEBUY       | SOT-23       | DBV             | 5    | 1000        | RoHS & Green    | SN                                   | Level-1-260C-UNLIM   | -40 to 125   | SH1B                    |         |
| LMR62014XMFE/NOPB | LIFEBUY       | SOT-23       | DBV             | 5    | 250         | RoHS & Green    | SN                                   | Level-1-260C-UNLIM   | -40 to 125   | SH1B                    |         |
| LMR62014XMF/NOPB  | LIFEBUY       | SOT-23       | DBV             | 5    | 3000        | RoHS & Green    | SN                                   | Level-1-260C-UNLIM   | -40 to 125   | SH1B                    |         |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMR62014XMF/NOPB | SOT-23       | DBV             | 5    | 1000 | 178.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| LMR62014XMF/NOPB | SOT-23       | DBV             | 5    | 250  | 178.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| LMR62014XMF/NOPB | SOT-23       | DBV             | 5    | 3000 | 178.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMR62014XMF/NOPB  | SOT-23       | DBV             | 5    | 1000 | 208.0       | 191.0      | 35.0        |
| LMR62014XMFE/NOPB | SOT-23       | DBV             | 5    | 250  | 208.0       | 191.0      | 35.0        |
| LMR62014XMF/NOPB  | SOT-23       | DBV             | 5    | 3000 | 208.0       | 191.0      | 35.0        |


# DBV0005A



# PACKAGE OUTLINE

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.


4214839/J 02/2024

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated