

SLAS561C - JULY 2007 - REVISED FEBRUARY 2012

DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

Check for Samples: ADS62P45, ADS62P44, ADS62P43, ADS62P42

FEATURES

www.ti.com

- Maximum Sample Rate: 125 MSPS
- 14-Bit Resolution with No Missing Codes
- 95 dB Crosstalk
- Parallel CMOS and DDR LVDS Output Options
- 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off
- Digital Processing Block with:
 - Offset Correction
 - Fine Gain Correction, in Steps of 0.05 dB
 - Decimation by 2/4/8
 - Built-in and Custom Programmable 24-Tap Low-/High-/Band-Pass Filters
- Supports Sine, LVPECL, LVDS and LVCMOS Clocks and Amplitude Down to 400 mV_{PP}
- Clock Duty Cycle Stabilizer
- Internal Reference; Supports External Reference also
- 64-QFN Package (9mm × 9mm)
- Pin Compatible 12-Bit Family (ADS62P2X)

APPLICATIONS

- Wireless Communications Infrastructure
- Software Defined Radio
- Power Amplifier Linearization
- 802.16d/e

- Medical Imaging
- Radar Systems
- Test and Measurement Instrumentation

DESCRIPTION

ADS62P4X is a dual channel 14-bit A/D converter family with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges.

ADS62P4X includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled.

Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62P4X includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

		ADS62P45	ADS62P44	ADS62P43	ADS62P42
	F _{in} = 10 MHz (0 dB gain)	88	92	93	94
SFDR, dBc	F _{in} = 190 MHz (3.5 dB gain)	84	86	87	85
	F _{in} = 10 MHz (0 dB gain)	73.7	74.2	74.6	74.7
SINAD, dBFS	F _{in} = 190 MHz (3.5 dB gain)	70.8	71	71.3	70.9
Ar	nalog Power, mW	799	710	594	515

Table 1. ADS62P4X Performance Summary



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLAS561C-JULY 2007-REVISED FEBRUARY 2012




www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



B0286-01

ADS62PXX Family

	125 MSPS	105 MSPS	80 MSPS	65 MSPS
ADS62P4X 14 Bits	ADS62P45	ADS62P44	ADS62P43	ADS62P42
ADS62P2X 12 Bits	ADS62P25	ADS62P24	ADS62P23	ADS62P22

2



ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C-JULY 2007-REVISED FEBRUARY 2012

PACKAGE/ORDERING INFORMATION⁽¹⁾

		-		-	-	
PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS62P45	QFN-64 ⁽²⁾	RGC	40°C to 95°C	A 762D45	ADS62P45IRGCT	Tape and Reel, 250
AD362P45	QFIN-04	RGC	–40°C to 85°C	AZ62P45	ADS62P45IRGCR	Tape and Reel, 2500
	QFN-64 ⁽²⁾	DOO	40°C to 05°C	4700044	ADS62P44IRGCT	Tape and Reel, 250
ADS62P44	QFN-64(-)	RGC	–40°C to 85°C	AZ62P44	ADS62P44IRGCR	Tape and Reel, 2500
ADS62P43	QFN-64 ⁽²⁾	RGC	–40°C to 85°C	AZ62P43	ADS62P43IRGCT	Tape and Reel, 250
AD362P43	QFIN-04	RGC	-40 C 10 85 C	AZ02P43	ADS62P43IRGCR	Tape and Reel, 2500
	QFN-64 ⁽²⁾	DOO	40°O to 05°O	4700040	ADS62P42IRGCT	Tape and Reel, 250
ADS62P42	QFN-64 ⁽⁻⁾	RGC	–40°C to 85°C	AZ62P42	ADS62P42IRGCR	Tape and Reel, 2500

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1) website at www.ti.com.

For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. $\theta_{JA} = 23.17 \text{ °C/W}$ (0 LFM air flow), $\theta_{JC} = 22.1 \text{ °C/W}$ when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in × 3 in (7.62 cm × (2)7.62 cm) PCB.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
v	Supply voltage range, AVDD	-0.3 to 3.9	V
VI	Supply voltage range, DRVDD	-0.3 to 3.9	V
	Voltage between AGND and DRGND	-0.3 to 0.3	V
	Voltage between AVDD to DRVDD	-0.3 to 3.3	V
	Voltage applied to VCM pin (in external reference mode)	-0.3 to 2	V
	Voltage applied to analog input pins, INP and INM	-0.3 to minimum (3.6, AVDD + 0.3)	V
	Voltage applied to analog input pins, CLKP and CLKM	-0.3 to (AVDD + 0.3)	V
T _A	Operating free-air temperature range	-40 to 85	°C
TJ	Operating junction temperature range	125	°C
T _{stg}	Storage temperature range	-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SLAS561C - JULY 2007-REVISED FEBRUARY 2012



www.ti.com

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPLIE	ES					
AVDD	Analog supply voltage		3	3.3	3.6	V
חחומח	Output buffer supply voltage ⁽¹⁾	CMOS interface	1.65	1.8 to 3.3	3.6	V
DRVDD	Output builer supply voltage V	LVDS interface	3	3.3	3.6	V
ANALOG	G INPUTS					
	Differential input voltage range			2		V_{pp}
V _{IC}	Input common-mode voltage			1.5 ± 0.1		V
	Voltage applied on VCM in external reference m	ode	1.45	1.5	1.55	V
CLOCK	INPUT					
		ADS62P45	1		125	
	Input clock comple rate. E	ADS62P44	1		105	MSPS
	Input clock sample rate, F _S	ADS62P43	1		80	IVISP3
		ADS62P42	1		65	
		Sine wave, ac-coupled	0.4	1.5		
	Input clock amplitude differential LVPECL, ac-coupled			± 0.8		V
	(V _{CLKP} – V _{CLKM})	LVDS, ac-coupled		± 0.35		V_{pp}
		LVCMOS, ac-coupled		3.3		
	Input clock duty cycle		35%	50%	65%	
DIGITAL	OUTPUTS					
		for $C_{LOAD} \le 5 \text{ pF}$ and $DRVDD \ge 2.2 \text{ V}$		DEFAULT strength		
	Output buffer drive strength $^{(2)}$	for $C_{LOAD} > 5 \text{ pF}$ and $DRVDD \ge 2.2 \text{ V}$		MAXIMUM strength		
		for DRVDD < 2.2 V		MAXIMUM strength		
		CMOS interface, maximum buffer strength		10		
C _{LOAD}	Maximum external load capacitance from each output pin to DRGND	LVDS interface, without internal termination		5		pF
		LVDS interface, with internal termination		10		
R _{LOAD}	Differential load resistance (external) between th	ne LVDS output pairs		100		Ω
T _A	Operating free-air temperature		-40		85	°C

(1) For easy migration to the next generation, higher sampling speed devices (> 125 MSPS), use 1.8V DRVDD supply.

(2) See Output Buffer Strength Programmability in application section.



ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, AVDD = 3.3 V, DRVDD = 1.8 v to 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted.

Min and max values are across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, AVDD = 3.3 V, DRVDD = 3.3 V, unless otherwise noted.

	PARAMETER			DS62P4 = 125 MS			DS62P4 : 105 MS			DS62F = 80 M			ADS62P4 = 65 MS		UNIT
			MIN	TYP	MAX	MIN	TYP	МАХ	MIN	TYP	МАХ	MIN	TYP	MAX	
RESOL	UTION			14			14			14			14		Bits
ANALO	g input														
	Differential input voltage ra	ange		2			2			2			2		V _{PP}
	Differential input resistance see Figure 84	e (dc)		> 1			> 1			> 1			> 1		MΩ
	Differential input capacitar see Figure 85	nce		7			7			7			7		pF
	Analog input bandwidth			450			450			450			450		MHz
	Analog input common mod input pin of each ADC)	de current (per		1.3			1.3			1.3			1.3		µA/MSF S
REFER	ENCE VOLTAGES														
VREFB	Internal reference bottom	voltage		1			1			1			1		V
VREFT	Internal reference top volta	age		2			2			2			2		V
V _{CM}	Common mode output vol	tage		1.5			1.5			1.5			1.5		V
	V _{CM} output current capabil	lity		4			4			4			4		mA
DC ACC	CURACY														
	No missing codes			Spec	ified		Spec	ified		Spe	cified		Speci	fied	
Eo	Offset error		-10	± 2	10	-10	± 2	10	-10	± 2	10	-10	± 2	10	mV
	Offset error temperature c	oefficient		0.05			0.05			0.05			0.05		mV/°C
	There are two sources of	gain error – internal	reference	e inaccur	acy and	l channe	l gain er	ror							
E_{GREF}	Gain error due to internal inaccuracy alone	reference	-2	0.25	2	-2	0.25	2	-2	0.25	2	-2	0.25	2	% FS
E _{GCHAN}	Gain error of channel alon across devices & across c device.		-1	±0.3	1	-1	±0.3	1	-1	±0.3	1	-1	±0.3	1	% FS
	Channel gain error temper	rature coefficient		0.005			0.005			0.00 5			0.005		∆%/°C
DNL	Differential nonlinearity		-0.95	± 0.6		-0.95	± 0.6		- 0.95	± 0.5		- 0.95	± 0.5		LSB
INL	Integral nonlinearity		-5	± 2.5	5	-5	± 2.5	5	-5	± 2	5	-5	± 2	5	LSB
POWER	SUPPLY														
I _{AVDD}	Analog supply current			240	275		215	240		180	200		156	175	mA
	Digital supply current, CMOS interface	No external load capacitance		17			14			12			10		mA
I _{DRVDD}	DRVDD = 1.8 V Fin = 2 MHz ⁽²⁾	10-pF external load capacitance		30			26			22			19		mA
I _{DRVDD}	Digital supply current, LVI with 100- Ω external termin			73			73			73			73		mA
P _{AVDD}	Analog power dissipation			799	908		710	792		594	660		515	578	mW
	Digital power dissipation, CMOS interface	No external load capacitance		31			25			22			18		mW
P _{DRVDD}	DRVDD = $1.8 \text{ V}^{(3)}$	10-pF external load capacitance		54			47			40			34		mW
	Global powerdown			50	75		50	75		50	75		50	75	mW

(1) This is specified by design and characterization; it is not tested in production.

(2) In CMOS mode, the DRVDD current scales with the sampling frequency, the load capacitance on output pins, input frequency and the supply voltage (see Figure 81 and CMOS power dissipation in application section).

(3) The maximum DRVDD current depends on the actual load capacitance on the digital output lines. Note that the maximum recommended load capacitance on each digital output line is 10 pF.

SLAS561C - JULY 2007 - REVISED FEBRUARY 2012



www.ti.com

ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, AVDD = 3.3V, DRVDD = 1.8 V to 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted.

Min and max values are across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, AVDD = 3.3 V, DRVDD = 3.3 V, unless otherwise noted.

PARAMETER	TEST	CONDITIONS		DS62P4 125 MS			DS62P4 105 MS			0S62P4 80 MS		ADS62P42 F _S = 65 MSPS			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DYNAMIC AC C	HARACTERIS	TICS	-					1			1				
	Fin = 10 MHz			74.2			74.5			74.8			74.8		
	Fin = 50 MHz		70	73.9			74.2		71	74.4			74.5		
SNR Signal to noise	Fin = 70 MHz			73.6		70	74			73.9		71	74.1		dBFS
ratio	Fig. 400	0 dB gain		72.3			72.3			72.5			72.2		
	Fin = 190 MHz	3.5 dB coarse gain		71			71.2			71.6			70.8		
RMS Output Noise	Inputs tied to	common-mode		1.0			1.0			1.0			1.0		LSB
	Fin = 10 MHz			73.7			74.2			74.6			74.7		
SINAD	Fin = 50 MHz		69	73.3			73.5		70	74.2			74.3		
Signal to noise	Fin = 70 MHz			73.2		69	73.5			73.8		70	73.9		dBFS
and distortion ratio	Fin = 190	0 dB gain		71.4			71.8			72			71.5		
	MHz	3.5 dB coarse gain		70.8			71			71.3			70.9		
ENOB	Fin = 50 MHz		11.2	11.9					11.3	12					
Effective Number of Bits	Fin = 70 MHz					11.2	11.95					11.3	12		Bits
	Fin = 10 MHz			88			92			93			94		
	Fin = 50 MHz		76	80			83		78	87			87		
SFDR Spurious Free	Fin = 70 MHz			86		78	85			89		79	89		dBc
Dynamic Range	Fi 400	0 dB gain		81			83			83			81		ubc
	Fin = 190 MHz	3.5 dB coarse gain		84			86			87			85		
	Fin = 10 MHz	1		88			90			92			93		
	Fin = 50 MHz		73	79			82		76	86			86		
THD Total Harmonic	Fin = 70 MHz			84.5		75	84			88		76	88		dBc
Distortion	F i 100	0 dB gain		79			80			80			79		UDC
	Fin = 190 MHz	3.5 dB coarse gain		81			82			82			82		
	Fin = 10 MHz			94			93			95			98		
HD2	Fin = 50 MHz		76	92			93		78	94			97		
Second	Fin = 70 MHz			92		78	93			94		79	96		dBc
Harmonic Distortion	Fi 400	0 dB gain		86			86			85			86		ubc
Distortion	Fin = 190 MHz	3.5 dB coarse gain		88			88			88			89		
	Fin = 10 MHz			88			92			93			94		
	Fin = 50 MHz		76	80			83		78	87			87		
HD3 Third Harmonic	Fin = 70 MHz			86		78	85			89		79	89		dBc
Distortion	Fig. 400	0 dB gain		81			83			83			81		400
	Fin = 190 MHz	3.5 dB coarse gain		84			86			87			85		
	Fin = 10 MHz	- u		95			96			97			99		
Worst Spur	Fin = 50 MHz			94			95			96			98		
(Other than HD2, HD3)	Fin = 70 MHz			94			95			96			97		dBc
,	Fin = 190 MH	Z		90			93			95			92		1

6

Copyright © 2007-2012, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS (continued)

Typical values are at 25°C, AVDD = 3.3V, DRVDD = 1.8 V to 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted.

Min and max values are across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, AVDD = 3.3 V, DRVDD = 3.3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS		0S62P4 125 MS	-		0S62P4 105 MS			DS62P4 = 80 MS	-		DS62P4 65 MS		UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
IMD 2-Tone Intermodulation Distortion	F1 = 185 MHz, F2 = 190 MHz each tone at -7 dBFS		88			87			92			92		dBFS
Crosstalk	Up to 100 MHz		95			95			95			95		dB
Input Overload Recovery	Recovery to within 1% (of final value) for 6-dB overload with sine wave input		1			1			1			1		clock cycles
PSRR AC Power Supply Rejection Ratio	for 100 mVpp signal on AVDD supply		35			35			35			35		dBc

DIGITAL CHARACTERISTICS⁽¹⁾

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1, AVDD = 3.0 V to 3.6 V.

PARAMETER	TEST CONDITIONS		2P45/ADS62 2P43/ADS62		
		MIN	ТҮР	MAX	UNIT
DIGITAL INPUTS RESET, CTRL1, CTRL2, CTRL3, SCLK, SDATA	& SEN ⁽²⁾				
High-level input voltage		2.4			V
Low-level input voltage				0.8	V
High-level input current			33		μA
Low-level input current			-33		μA
Input capacitance			4		pF
DIGITAL OUTPUTS CMOS INTERFACE, DRVDD = 1.65 V to 3.6 V					
High-level output voltage			DRVDD		V
Low-level output voltage			0		V
Output capacitance	Output capacitance inside the device, from each output to ground		2		pF
DIGITAL OUTPUTS LVDS INTERFACE, DRVDD = 3.0 V to 3.6 V, I _O	= 3.5 mA, R _L = 100 Ω ⁽³⁾				
High-level output voltage			1375		mV
Low-level output voltage			1025		mV
Output differential voltage, V _{OD}		225	350		mV
V _{OS} Output offset voltage, single-ended	Common-mode voltage of OUTP, OUTM		1200		mV
Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

(1) All LVDS and CMOS specifications are characterized, but not tested at production.

(2) SCLK & SEN function as digital input pins when they are used for serial interface programming. When used as parallel control pins, analog voltage needs to be applied as per Table 4 & Table 5

(3) I_O refers to the LVDS buffer current setting, R_L is the differential load resistance between the LVDS output pair.

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012



TRUMENTS

XAS

TIMING CHARACTERISTICS – LVDS AND CMOS MODES⁽¹⁾

Typical values are specified at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} clock amplitude, $C_L = 5 \text{ pF}^{(2)}$, $I_O = 3.5 \text{ mA}$, $R_L = 100 \Omega^{(3)}$, no internal termination, unless otherwise noted. Min and max values are specified across the full temperature range $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, AVDD = 3.0 V to 3.6 V, unless otherwise specified.

PA	RAMETER	TEST CON	DITIONS		DS62P = 125 N			DS62P 105 M			DS62P43 = 80 MSF			DS62P4 = 65 MS		UNIT
				MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t _a	Aperture delay			0.7	1.5	2.5	0.7	1.5	2.5	0.7	1.5	2.5	0.7	1.5	2.5	ns
	Aperture delay	ta1 - ta2 , Channel-to-cl within the sar device			50			50			50			50		ps
	matching	ta1 - ta2 , Channel-to-cl across two de same temper	evices at		450			450			450			450		99
t _j	Aperture jitter				150			150			150			150		fs rms
	Wake-up	from global p down	ower		15	50		15	50		15	50		15	50	μs
	time	from standby			15	50		15	50		15	50		15	50	μs
	(to valid data)	from output	CMOS		100	200		100	200		100	200		100	200	ns
	,	buffer disable	LVDS		200	500		200	500		200	500		200	500	ns
		default, after	reset		14			14			14			14		clock cycles
	Latency	with low later enabled	icy mode		10			10			10			10		clock cycles
		with decimation	on filter		15			15			15			15		clock cycles
DDR LV	DS MODE ⁽⁴⁾ , DR\	/DD = 3.0 V to	3.6 V													
t _{su}	Data setup time ⁽⁵⁾	Data valid ⁽⁶⁾ zero-cross of CLKOUTP		0.6	1.5		1.0	2.3		2.4	3.8		3.8	5.2		ns
t _h	Data hold time ⁽⁵⁾	Zero-cross of CLKOUTP to becoming inv	data	1.0	2.3		1.0	2.3		1.0	2.3		1.0	2.3		ns
t _{PDI}	Clock propagation delay	Input clock ris zero-cross to clock rising e zero-cross	output	3.5	5.5	7.5	3.5	5.5	7.5	3.5	5.5	7.5	3.5	5.5	7.5	ns
	LVDS bit clock duty cycle	Duty cycle of differential clo (CLKOUTP- CLKOUTM) 10 ≤ Fs ≤ 125	ock,	46%	50%	53%	46%	50%	53%	46%	50%	53%	46%	50%	53%	
t _r t _f	Data rise time Data fall time	Rise time me from -50 mV mV Fall time mea from 50 mV t mV $1 \le \text{Fs} \le 125$	to 50 isured o –50	70	100	170	70	100	170	70	100	170	70	100	170	ps
t _{CLKRISE} t _{CLKFALL}	Output clock rise time Output clock fall time	Rise time me from -50 mV mV Fall time mea from 50 mV t mV $1 \le Fs \le 125$	to 50 isured o –50	70	100	170	70	100	170	70	100	170	70	100	170	ps

(1) Timing parameters are specified by design and characterization and not tested in production.

(2) C_L is the effective external single-ended load capacitance between each output pin and ground.

(3) I_0 refers to the LVDS buffer current setting; R_L is the differential load resistance between the LVDS output pair.

(4) Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load.

(5) Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(6) Data valid refers to logic high of +100 mV and logic low of -100 mV.

8 Submit Documentation Feedback



SLAS561C - JULY 2007 - REVISED FEBRUARY 2012

www.ti.com

TIMING CHARACTERISTICS – LVDS AND CMOS MODES⁽¹⁾ (continued)

Typical values are specified at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} clock amplitude, $C_L = 5 \text{ pF}^{(2)}$, $I_O = 3.5 \text{ mA}$, $R_L = 100 \Omega^{(3)}$, no internal termination, unless otherwise noted. Min and max values are specified across the full temperature range $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, AVDD = 3.0 V to 3.6 V, unless otherwise specified.

PARA	METER	TEST CONDITIONS		DS62P = 125 N			DS62P4 105 M			DS62P43 = 80 MSF			DS62P4 = 65 MS		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
PARALLEL	CMOS MODE	, DRVDD = 2.5 V to 3.6	V, def	ault ou	tput bu	ffer driv	e strer	ngth ⁽⁷⁾							
t _{su}	Data setup time ⁽⁵⁾	Data valid ⁽⁸⁾ to 50% of CLKOUT rising edge	2.0	3.5		2.8	4.3		4.3	5.8		5.7	7.2		ns
t _h	Data hold time ⁽⁵⁾	50% of CLKOUT rising edge to data becoming invalid ⁽⁸⁾	2.0	3.5		2.7	4.2		4.2	5.7		5.6	7.1		ns
t _{PDI}	Clock propagation delay	Input clock rising edge zero-cross to 50% of CLKOUT rising edge	5.8	7.3	8.8	5.8	7.3	8.8	5.8	7.3	8.8	5.8	7.3	8.8	ns
	Output clock duty cycle	Duty cycle of output clock (CLKOUT) 10 ≤ Fs ≤ 125 MSPS	45%	53%	60%	45%	53%	60%	45%	53%	60%	45%	53%	60%	
t _r t _f	Data rise time Data fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD $1 \le Fs \le 125$ MSPS	1.0	1.8	2.5	1.0	1.8	2.5	1.0	1.8	2.5	1.0	1.8	2.5	ns
^t clkrise ^t clkfall	Output clock rise time Output clock fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD $1 \le Fs \le 125$ MSPS	1.0	1.8	2.5	1.0	1.8	2.5	1.0	1.8	2.5	1.0	1.8	2.5	ns
PARALLEL	CMOS INTER	FACE, DRVDD = 1.8V, I	naxim	um bu	ffer driv	e stren	gth ⁽⁹⁾								
t _{start}	Start time	Input clock rising edge to data getting valid (10) (11)			8.5			7.5			5.5			3.6	ns
t _{DV}		Width of valid data window	3.3	6.0		5.0	7.5		8.0	10.5		10.5	13.5		ns
PARALLEL	CMOS INTER	FACE, DRVDD = 1.8V, I	MULTI	PLEXE	D MOD	E, maxi	mum b	ouffer dr	ive stren	gth		r			
									F _S =	= 65 MSF	S	Fs	= 40 MS	SPS	UNIT
		I							MIN	ТҮР	MAX	MIN	TYP	MAX	5
t _{start_cha}	Start time, channel A	Input clock falling edge to channel A data getting valid ⁽¹⁰⁾ (11)								0.8	2.3		-4.5	-3	ns
t _{DV_CHA}	Data valid, channel A	Width of valid data window							5.4	6.4		10.3	11.3		ns
t _{START_CHB}	Start time, channel B	Input clock rising edge to channel B data getting valid ⁽¹⁰⁾ ⁽¹¹⁾								1.1	2.4		-4.1	-2.5	ns
t _{DV_CHB}	Data valid, channel B	Width of valid data window							5	6		9.7	10.7		ns

(7) For DRVDD < 2.2 V, it is recommended to use external clock for data capture and NOT the device output clock signal (CLKOUT). See *Parallel CMOS interface* in application section.

(8) Data valid refers to logic high of 2 V (1.7 V) and logic low of 0.8 V (0.7 V) for DRVDD = 3.3 V (2.5 V).

(9) For DRVDD < 2.2 V, output clock cannot be used for data capture. A delayed version of the input clock can be used, that gives the desired setup & hold times at the receiving chip</p>

(10) Data valid refers to LOGIC HIGH of 1.26 V and LOGIC LOW of 0.54 V for DRVDD = 1.8 V

(11) Measured from zero-crossing of input clock having 50% duty cycle

10

SLAS561C – JULY 2007–REVISED FEBRUARY 2012

Sampling frequency, MSPS	t _{su} DATA SETUP TIME, ns		t _h DA	t _h DATA HOLD TIME, ns			t _{PDI} CLOCK PROPAGATION DELAY, ns		
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
CMOS INTER	RFACE, DRVI	DD = 2.5 V TC	3.6 V						
40	10.5	12		10.3	11.8		5.0	7.3	8.8
20	23	24.5		23	24.5		5.8		
LVDS INTER	FACE, DRVD	D = 3.0 V to 3	3.6 V						
40	8.5	10		1	2.3		0.5		7.5
20	21	22.5		1	2.3		3.5	5.5	7.5


)	Submit Documentation Feedback	Copyright © 2007–2012, Texas
	Product Folder Link(s): ADS62P45	ADS62D44 ADS62D43 ADS62D42



www.ti.com




SLAS561C - JULY 2007 - REVISED FEBRUARY 2012



(1) Latency is 10 clock cycles in low-latency mode.

Figure 1. Latency



⁽²⁾Dn+1 – Bits D1, D3, D5, D7, D9, D11, D13

T0106-04




SLAS561C - JULY 2007-REVISED FEBRUARY 2012

ADS62P45, ADS62P44

ADS62P43, ADS62P42



www.ti.com



*Dn - Bits D0, D1, D2, ...



Copyright © 2007–2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42



DEVICE CONFIGURATION

ADS62P4X can be configured independently using either parallel interface control or serial interface programming.

USING PARALLEL INTERFACE CONTROL ONLY

To control the device using the parallel interface, keep RESET tied to *high* (AVDD). Pins SEN, SCLK, CTRL1, CTRL2 and CTRL3 can be used to directly control certain modes of the ADC. After power-up, the device will automatically get configured as per the parallel pin voltage settings (Table 4 to Table 6).

In this mode, SEN and SCLK function as parallel *analog* control pins, which can be configured using a simple resistor divider (Figure 5, using resistors <= 10% tolerance). Table 3 has a brief description of the modes controlled by the parallel pins. SDATA has no parallel function and can be kept low.

PIN	TYPE OF PIN	CONTROLS MODES				
SCLK	Analog control pins	Coarse Gain and internal/external reference				
SEN	(controlled by analog voltage levels, see)	LVDS/CMOS interface and output data format				
CTRL1	Digital control pins					
CTRL2	(controlled by digital	Together control various powerdown modes and MUX mode				
CTRL3	logic levels)					

Table 3. Parallel Pin Definition

USING SERIAL INTERFACE PROGRAMMING ONLY

To program the device using the serial interface, keep RESET low. Pins SEN, SDATA, and SCLK function as serial interface *digital* pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by setting bit <RST> = 1. After reset, the RESET pin must be kept low.

The serial interface section describes the register programming and register reset in more detail. Since the parallel pins (CTRL1, CTRL2, CTRL3) are not used in this mode, they must be tied to ground.

USING BOTH SERIAL INTERFACE and PARALLEL CONTROLS

For increased flexibility, a combination of serial interface registers and parallel pin controls (CTRL1 to CTRL3) can also be used to configure the device. To allow this, keep RESET *low*.

The parallel interface control pins CTRL1 to CTRL3 are available. After power-up, the device will automatically get configured as per the voltage settings on these pins (Table 6).

SEN, SDATA, and SCLK function as serial interface *digital* pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by setting bit $\langle RST \rangle = 1$. After reset, the RESET pin must be kept low. The serial interface section describes the register programming and register reset in more detail.

Since the power down modes can be controlled using both the parallel pins and serial registers, the priority between the two is determined by $\langle OVRD \rangle$ bit. When $\langle OVRD \rangle$ bit = 0, pins CTRL1 to CTRL3 control the power down modes. With $\langle OVRD \rangle = 1$, register bits $\langle POWER DOWN \rangle$ control these modes, over-riding the pin settings.

SLAS561C - JULY 2007-REVISED FEBRUARY 2012



www.ti.com

DETAILS OF PARALLEL CONFIGURATION ONLY

The functions controlled by each parallel pin are described below. A simple way of configuring the parallel pins is shown in Figure 5.

VOLTAGE APPLIED ON SCLK	DESCRIPTION
0 +200mV/-0mV	0dB gain and Internal reference
(3/8)AVDD +/- 200mV	0dB gain and External reference
(5/8)2AVDD +/- 200mV	3.5dB Coarse gain and External reference
AVDD +0mV/-200mV	3.5dB Coarse gain and Internal reference

Table 4. SCLK (Analog Control Pin)

Table 5. SEN (Analog Control Pin)

VOLTAGE APPLIED ON SEN	DESCRIPTION
0 +200mV/-0mV	2s complement format and DDR LVDS output
(3/8)AVDD +/- 200mV	Straight binary and DDR LVDS output
(5/8)AVDD +/- 200mV	Straight binary and parallel CMOS output
AVDD +0mV/-200mV	2s complement format and parallel CMOS output

Table 6. CTRL1, CTRL2 and CTRL3 (Digital Control Pins)

CTRL1	CTRL2	CTRL3	DESCRIPTION
LOW	LOW	LOW	Normal operation
LOW	LOW	HIGH	Channel A output buffer disabled
LOW	HIGH	LOW	Channel B output buffer disabled
LOW	HIGH	HIGH	Channel A and B output buffer disabled
HIGH	LOW	LOW	Power down global
HIGH	LOW	HIGH	Channel A standby
HIGH	HIGH	LOW	Channel B standby
HIGH	HIGH	HIGH	MUX mode of operation (only with CMOS interface Channel A and B data is multiplexed and output on DB13 to DB0 pins. See Multiplexed output mode for detailed description.



15

www.ti.com




Figure 5. Simple Scheme to Configure Parallel Pins

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012



www.ti.com

SERIAL INTERFACE

The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins SEN (Serial interface Enable), SCLK (Serial Interface Clock) and SDATA (Serial Interface Data).

Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple of 16-bit words within a single active SEN pulse.

The first 8 bits form the register address and the remaining 8 bits the register data. The interface can work with SCLK frequency from 20 MHz down to low speeds (few Hertz), and also with a non-50% SCLK duty cycle.

Register Initialization

After power-up, the internal registers *must* be initialized to their default values. This can be done in one of two ways:

1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10ns) as shown in Figure 6.

OR

By applying software reset. Using the serial interface, set the <RST> bit to *high*. This initializes internal registers to their default values and then self-resets the <RST> bit to *low*. In this case the RESET pin is kept *low*.

SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at 25°C, min and max values across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, AVDD = 3.3 V, DRVDD = 1.8 V to 3.3 V, unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency	> DC		20	MHz
t _{SLOADS}	SEN to SCLK setup time	25			ns
t _{SLOADH}	SCLK to SEN hold time	25			ns
t _{DS}	SDATA setup time	25			ns
t _{DH}	SDATA hold time	25			ns

Copyright © 2007-2012, Texas Instruments Incorporated



SLAS561C – JULY 2007 – REVISED FEBRUARY 2012




Figure 6. Serial Interface Timing

Serial Register Readout (only when CMOS interface is used)

The device includes an option where the contents of the internal registers can be read back. This may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.


- 1. First, set register bit <SERIAL READOUT> = 1. This also disables any further writes into the registers.
- 2. Initiate a serial interface cycle specifying the address of the register (A7-A0) whose content has to be read.
- 3. The device outputs the contents (D7-D0) of the selected register on the SDOUT pin.
- 4. The external controller can latch the contents at the falling edge of SCLK.
- 5. To enable register writes, reset register bit $\langle SERIAL READOUT \rangle = 0$.


The serial register readout works only with CMOS interface; with LVDS interface, pin 56 functions as CLKOUTM. When <SERIAL READOUT> is disabled, SDOUT pin is forced low or high by the device (and not put in high-impedance). If serial readout is not used, SDOUT pin must be floated.

SLAS561C-JULY 2007-REVISED FEBRUARY 2012

XAS STRUMENTS

www.ti.com








RESET TIMING

Typical values at 25°C, min and max values across the full temperature range $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, unless otherwise noted.

	PARAMETER CONDITIONS				MAX	UNIT
t ₁	Power-on delay	Delay from power-up of AVDD and DRVDD to RESET pulse active	5			ms
t ₂	Reset pulse width	Pulse width of active RESET signal	10			ns
t ₃	Register write delay	Delay from RESET disable to SEN active	25			ns
t _{PO}	Power-up time	Delay from power-up of AVDD and DRVDD to output stable		7		ms



19



NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.



SLAS561C-JULY 2007-REVISED FEBRUARY 2012

SERIAL REGISTER MAP

REGISTER				unctions Supported	,			
ADDRESS				REGISTER FUNC	TIONS			
A7–A0 IN HEX	D7	D6	D5	D4	D3	D2	D1	D0
00	0	0	0	0	0	0 0		<serial READOUT ></serial
10	<clkou STRENGT</clkou 		0 0		0	0	0	0
11	0 0 <a>CURRENT DOUBLE> VDS buffer current double <lvds current=""> LVDS buffer current double LVDS buffer current programmability</lvds>				<dataout s<="" td=""><td colspan="2">OUT STRENGTH></td></dataout>	OUT STRENGTH>		
12	0	0	<lvds termination=""> Internal termination programmability</lvds>					
13	0	0	0	<offset freeze=""></offset>	0	0	0	0
14	<ovrd> Over-ride bit</ovrd>	0	<output INTERFACE> LVDS or CMOS interface</output 	<coarse gain=""> 3.5 dB gain</coarse>	<ref> Internal/External reference</ref>	<power down="" modes=""> and MUX mode</power>		
16	0	0	0	<data format=""> 2s complement or straight binary</data>	Bit/Byte wise (LVDS only)			
17	0	0	0	0	0 to 6		GAIN> in 0.5 dB steps	
18				<custom low=""> Log</custom>	wer 8 bits			
19	0	0		<custom< td=""><td>HIGH> Upper 6 bits</td><td>5</td><td></td><td></td></custom<>	HIGH> Upper 6 bits	5		
1A	<low LATENCY></low 		<offse Offset correction</offse 		-		RRECTION> teps of 0.05 dB	
1B	<offset EN> Offset correction enable</offset 	0	<filter coeff<br="">SELECT> In-built or custom coefficients</filter>	<filter enable=""> Enable digital filtering</filter>	<odd tap<="" td=""> <decimation rate=""> Enable> Decimate by 2, 4, 8</decimation></odd>			
1D	0	0	0	0	0	0	0 <decimation filter<br="">FREQ BANDS></decimation>	
1E to 2F			<filter c<="" td=""><td>COEFFICIENTS> 12 coeffic</td><td>cients, each 12 bit si</td><td>igned</td><td></td><td></td></filter>	COEFFICIENTS> 12 coeffic	cients, each 12 bit si	igned		

Table 7. Summary of Functions Supported by Serial Interface ⁽¹⁾

(1) Multiple functions in a register can be programmed in a single write operation.





DESCRIPTION OF SERIAL REGISTERS

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
00	0	0	0	0	0	0	<rst> Software Reset</rst>	<serial READOUT></serial

D1 <RST>

0 Software reset applied – resets all internal registers and self-clears to 0.

D0 <SERIAL READOUT>

Serial readout disabled. SDOUT pin is forced low or high by the device (and not put in high-impedance state)
 Serial readout enabled, SDOUT functions as serial data readout pin.

Table 9.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
10	<clkout strength=""></clkout>		0	0	0	0	0	0

D7–D6	<clkout strength=""> Output clock buffer drive strength control</clkout>
01	WEAKER than default drive
00	DEFAULT drive strength
11	STRONGER than default drive strength (recommended for load capacitances > 5 pF)
10	MAXIMUM drive strength (recommended for load capacitances > 5 pF)

Table 10.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
11	0	0		T DOUBLE> current double	buffer	RENT> LVDS current mability	DATAOUT S	STRENGTH>

D1–D0	<dataout strength=""> Output data buffer drive strength control</dataout>
01	WEAKER than default drive
00	DEFAULT drive strength

- 11 STRONGER than default drive strength (recommended for load capacitances > 5 pF)
- 10 MAXIMUM drive strength (recommended for load capacitances > 5 pF)

D3–D2 <LVDS CURRENT> LVDS Current programmability

- 00 3.5 mA
- 01 2.5 mA
- 10 4.5 mA
- 11 1.75 mA

D5–D4 CURRENT DOUBLE> LVDS Current double control

- 00 Default current, set by <LVDS CURR>
- 01 LVDS clock buffer current is doubled, 2x <LVDS CURR>
- 10 LVDS data and clock buffers current are doubled, 2x <LVDS CURR>
- 11 Unused

100 Ω

101

SLAS561C-JULY 2007-REVISED FEBRUARY 2012



www.ti.com

Table 11.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0			
12	0	0		<lvds td="" term<=""><td>NATION> Interi</td><td>nal termination p</td><td>programmability</td><td></td></lvds>	NATION> Interi	nal termination p	programmability				
D5–D3 000		<lvds data="" term=""> Internal termination control for data outputs No internal termination</lvds>									
001	300 Ω										
010	180 Ω										
011	110 Ω										
100	150 Ω										

110	81 Ω
111	60 Ω
D2D0	<lvds clk="" term=""> Internal termination control for clock output</lvds>
000	No internal termination
001	300 Ω
010	180 Ω
011	110 Ω
100	150 Ω
101	100 Ω
110	81 Ω
111	60 Ω

Table 12.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
13	0	0	0	<offset freeze=""></offset>	0	0	0	0

D4 <OFFSET FREEZE> Offset correction becomes inactive and the last estimated offset value is used to cancel the offset

0 Offset correction active

1 Offset correction inactive



ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C -JULY 2007-REVISED FEBRUARY 2012

Table 13.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0				
14	<ovrd> Over-ride bit</ovrd>	0	0 $\begin{pmatrix} < OUTPUT \\ INTERFACE> \\ LVDS or CMOS \\ interface \end{pmatrix}$ $\begin{pmatrix} \\ A.5 dB gain \\ S.5 dB gain \\ reference \end{pmatrix}$ $\begin{pmatrix} \\ Internal / External \\ reference \end{pmatrix}$ $\langle POWER DOWN \\ MODES> \end{pmatrix}$									
D2-D0	<power down="" modes=""></power>											
000	<pre><pre>>> Normal operation</pre></pre>											
001	Channel A output b	uffer dis	sabled									
010	Channel B output b											
011	Channel A and B o											
100	Global power down	•										
101	Channel A standby											
110	Channel B standby	Channel B standby										
111	Multiplexed mode, MUX – (only with CMOS interface) Channel A and B data is multiplexed and output on DB13 to DB0 pins.											
D3	<ref> Reference</ref>	mode										
0	Internal reference e	nabled										
1	External reference	enabled	ł									
D4	<coarse gain=""></coarse>	Coarse	gain control									
0	0 dB coarse gain											
1	3.5 dB coarse gain											
D5	<output b="" interf<=""></output>	ACE> (Output interface selectio	n								
0	Parallel CMOS data	a output	S									
1	DDR LVDS data ou	itputs										
D7			he LVDS/CMOS selection gister bits LVDS <cmos< td=""><td></td><td></td><td></td><td></td><td></td></cmos<>									
0	Disable over-ride											
1	Enable over-ride											
	Table 14.											

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
16	0	0	0	DATA FORMAT> 2s complement or straight binary	Bit / Byte wise (LVDS only)	<tes< th=""><th>T PATTI</th><th>ERNS></th></tes<>	T PATTI	ERNS>

SLAS561C - JULY 2007-REVISED FEBRUARY 2012



www.ti.com

- D2–D0 <TEST PATTERNS> Test Patterns to verify capture
- 000 Normal ADC operation
- 001 Outputs all zeros
- 010 Outputs all ones
- 011 Outputs toggle pattern
- 100 Outputs digital ramp
- 101 Outputs custom pattern
- 110 Unused
- 111 Unused

D3 Bit-wise/Byte-wise selection (DDR LVDS mode ONLY)

- 0 Bit wise even bits(D0,D2..D12) on CLOCKOUT rising edge, odd bits(D1,D3..D13) on CLOCKOUT falling edge
- 1 Byte wise lower 7 bits (D0,D1..D6) on CLOCKOUT rising edge, upper 7 bits(D7,D8..D13) on CLOCKOUT falling edge.

D4 <DATA FORMAT> Data format selection

- 0 2s complement
- 1 Straight binary



ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C -JULY 2007-REVISED FEBRUARY 2012

Table 15.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
17	0	0	0	0	<pre><fine gain=""> 0 to 6 dB gain in 0.5 dB steps</fine></pre>			

D2D0	<fine gain=""> Gain programmability in 0.5 dB steps</fine>
0000	0 dB gain, default after reset
0001	0.5 dB gain
0010	1.0 dB gain
0011	1.5 dB gain
0100	2.0 dB gain
0101	2.5 dB gain
0110	3.0 dB gain
0111	3.5 dB gain
1000	4.0 dB gain
1001	4.5 dB gain
1010	5.0 dB gain
1011	5.5 dB gain
1100	6.0 dB gain
Others	Unused

Table 16.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0			
18		<custom low=""> Lower 8 bits</custom>									
19	0	0		<pre><custom high=""> Upper 6 bits</custom></pre>							

D7-D0 <CUSTOM LOW>

8 lower bits of custom pattern available at the output instead of ADC data.

D5-D0 <CUSTOM HIGH>

6 upper bits of custom pattern available at the output instead of ADC data.

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012



www.ti.com


Table 17.

				Table				
A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
1A	<low latency=""></low>	Offset	<offset t<br="">correction tim</offset>			<gain core<br="">0 to 0.5 dB, ste</gain>		
D2–D0	<gain correction<="" td=""><td>l> Enable</td><td>es fine gain c</td><td>orrection in</td><td>steps of 0.05 dB (s</td><td>same correctio</td><td>n applies to bo</td><td>th channels)</td></gain>	l> Enable	es fine gain c	orrection in	steps of 0.05 dB (s	same correctio	n applies to bo	th channels)
0000	0 dB gain, default afte	r reset						
0001	+0.5 dB gain							
0010	+0.10 dB gain							
0011	+0.15 dB gain							
0100	+0.20 dB gain							
0101	+0.25 dB gain							
0110	+0.30 dB gain							
0111	+0.35 dB gain							
1000	+0.40 dB gain							
1001	+0.45 dB gain							
1010	+0.5 dB gain							
D6-D4	<offset tc=""> Time (MSPS)</offset>	constant	of offset cor	rection in nu	umber of clock cyc	<mark>les</mark> (seconds, f	or sampling fre	equency = 125
000	2 ²⁷ (1.1 s)							
001	2 ²⁶ (0.55 s)							
010	2 ²⁵ (0.27 s)							
011	2 ²⁴ (0.13 s)							
100	2 ²⁸ (2.15 s)							
101	2 ²⁹ (4.3 s)							
110	2 ²⁷ (1.1 s)							
111	2 ²⁷ (1.1 s)							
D7	<low latency=""></low>							
0	Default latency, 14 clo	ck cycles						
1	Low latency enabled,	10 clock c	ycles – Digita	al Processing	Block is bypassed.			

Table 18.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
1B	<offset enable=""> Offset correction enable</offset>	0	<filter coeff<br="">SELECT> In-built or custom coefficients</filter>	<filter enable=""> Enable digital filtering</filter>	<odd tap<br="">Enable></odd>		CIMATIOI ecimate b	

Copyright © 2007–2012, Texas Instruments Incorporated



SLAS561C – JULY 2007 – REVISED FEBRUARY 2012



www.ti.com

- D2-D0 <DECIMATION RATE> Decimation filters
- 000 Decimate by 2 (pre-defined or user coefficients can be used)
- 001 Decimate by 4 (pre-defined or user coefficients can be used)
- 011 NO decimation (Pre-defined coefficients are disabled, only custom coefficients are available)
- 100 Decimate by 8 (Only custom coefficients are available)

D3 <ODD TAP ENABLE>

- 0 Even taps enabled (24 coefficients)
- 1 0 Odd taps enabled (23 coefficients)

D4 <FILTER ENABLE>

- 0 Digital filter bypassed
- 1 Digital filter enabled

D5 <FILTER COEFF SELECT>

- 0 Pre-defined coefficients are loaded in the filter
- 1 User-defined coefficients are loaded in the filter (coefficients have to be loaded in registers to)

D7 <OFFSET Enable>

- 0 Offset correction disabled
- 1 Offset correction enabled

Table 19.

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0
1D	0	0	0	0	0	0	<pre><decimation bands="" filter="" freq=""></decimation></pre>	


D1-D0	<decimation band="" filter="" freq=""> Decimation filters</decimation>
	With decimate by 2, < DECIMATION RATE> = 000:
00	Low pass filter (-6 dB frequency at Fs/4)
01	High pass filter (–6 dB frequency at Fs/4)
10, 11	Unused
	With decimate by 4, < DECIMATION RATE> = 001:
00	With decimate by 4, < DECIMATION RATE > = 001: Low pass filter (-3 dB frequency at Fs/8)
00 01	
	Low pass filter (-3 dB frequency at Fs/8)

SLAS561C - JULY 2007-REVISED FEBRUARY 2012



www.ti.com

PIN DESCRIPTION (CMOS INTERFACE)



Copyright © 2007-2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C - JULY 2007 - REVISED FEBRUARY 2012

www.ti.com

ÈXAS

ISTRUMENTS

Pin Assignments (CMOS INTERFACE)


PIN NAME	DESCRIPTION	PIN NUMBER	NUMBER OF PINS	
AVDD	Analog power supply	16, 33, 34	3	
AGND	Analog ground	17, 18, 21, 22, 24, 27, 28, 31, 32	9	
CLKP, CLKM	Differential input clock	25, 26	2	
INM_A, INP_A	Differential input signal-Channel A. When not used, the analog input pins (INM_A, INP_A) MUST be tied to VCM and CANNOT be floated.	29, 30	2	
INM_B, INP_B	Differential input signal-Channel B. When not used, the analog input pins (INM_B, INP_B) MUST be tied to VCM and CANNOT be floated.	19, 20	2	
VCM	Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the ADC internal references.	23	1	
RESET	Serial interface RESET input. In serial interface mode, the user must initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset (refer to Serial Interface section). In parallel interface mode, the user has to tie RESET pin permanently high . (SCLK, SDATA and SEN are used as parallel pin controls in this mode) The pin has an internal 100-k Ω pull-down resistor.	12	1	
SCLK	This pin functions as serial interface clock input when RESET is <i>low</i> . It functions as analog control pin when RESET is tied <i>high</i> and controls coarse gain and internal/external reference selection. See Table 4 for details. The pin has an internal pull-down resistor to ground.	13	1	
SDATA	This pin functions as serial interface data input when RESET is low. The pin has an internal pull-down resistor to ground.	14	1	
SEN	This pin functions as serial interface enable input when RESET is <i>low</i> . It functions as analog control pin when RESET is tied <i>high</i> and controls the output interface (LVDS/CMOS) and data format selection. See Table 5 for details. The pin has an internal pull-up resistor to AVDD.	15	1	
CTRL1	These are digital logic input pins. Together they control various power down and	35	1	
CTRL2	multiplexed mode. see Table 6 for details	36	1	
CTRL3		37	1	
DA0 to DA13	Channel A 14-bit data outputs, CMOS	40-47, 50-55	14	
DB0 to DB13	Channel B 14-bit data outputs, CMOS	60-63, 2-11	14	
CLKOUT	CMOS Output clock	57	1	
DRVDD	Digital supply	1, 38, 48, 58	4	
DRGND	Digital ground	39, 49, 59, 64 and PAD	4	
PAD	Digital ground. Solder the bottom pad to the digital ground on the board using multiple vias for good electrical and thermal performance.	_	1	
SDOUT	It functions as serial data readout pin ONLY when <serial readout=""> = 1. When <serial readout=""> = 0, SDOUT pin is forced low or high by the device (and not put in high-impedance state). If serial readout is not used, SDOUT pin has to be floated and should not be connected on the board.</serial></serial>	56	1	

SLAS561C - JULY 2007 - REVISED FEBRUARY 2012



www.ti.com


PIN DESCRIPTION (LVDS INTERFACE)



Pin Assignments (LVDS INTERFACE)

PIN NAME	DESCRIPTION	PIN NUMBER	NUMBER OF PINS
AVDD	Analog power supply	16, 33, 34	3
AGND	Analog ground	17, 18, 21, 22, 24, 27, 28, 31,32	9
CLKP, CLKM	Differential input clock	25, 26	2
INM_A, INP_A	Differential input signal-Channel A. When not used, the analog input pins (INM_A, INP_A) MUST be tied to VCM and CANNOT be floated.	29, 30	2
INM_B, INP_B	Differential input signal-Channel B. When not used, the analog input pins (INM_B, INP_B) MUST be tied to VCM and CANNOT be floated.	19, 20	2
VCM	Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the ADC internal references.	23	1

Copyright © 2007–2012, Texas Instruments Incorporated



SLAS561C -JULY 2007-REVISED FEBRUARY 2012



www.ti.com

Pin Assignments (LVDS INTERFACE) (continued)

PIN NAME	DESCRIPTION	PIN NUMBER	NUMBER OF PINS
RESET	Serial interface RESET input. In serial interface mode, the user <i>must</i> initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset (refer to Serial Interface section). In parallel interface mode, the user has to tie RESET pin permanently <i>high</i> . (SCLK,	12	1
	SDATA and SEN are used as parallel pin controls in this mode) The pin has an internal $100-k\Omega$ pull-down resistor.		
SCLK	This pin functions as serial interface clock input when RESET is <i>low</i> . It functions as analog control pin when RESET is tied <i>high</i> and controls coarse gain and internal/external reference selection. See Table 4 for details. The pin has an internal pull-down resistor to ground.	13	1
SDATA	This pin functions as serial interface data input when RESET is low. The pin has an internal pull-down resistor to ground.	14	1
SEN	This pin functions as serial interface enable input when RESET is <i>low</i> . It functions as analog control pin when RESET is tied <i>high</i> and controls the output interface (LVDS/CMOS) and data format selection. See Table 5 for details. The pin has an internal pull-up resistor to AVDD.	15	1
CTRL1	These are digital logic input pins. Together they control various power down and	35	1
CTRL2	multiplexed mode. See Table 6 for details.	36	1
CTRL3		37	1
DA0P	Channel A Differential output data D0 and D1 multiplexed, true	41	1
DA0M	Channel A Differential output data D0 and D1 multiplexed, complement	40	1
DA2P	Channel A Differential output data D2 and D3 multiplexed, true	43	1
DA2M	Channel A Differential output data D2 and D3 multiplexed, complement	42	1
DA4P	Channel A Differential output data D4 and D5 multiplexed, true	45	1
DA4M	Channel A Differential output data D4 and D5 multiplexed, complement	44	1
DA6P	Channel A Differential output data D6 and D7 multiplexed, true	47	1
DA6M	Channel A Differential output data D6 and D7 multiplexed, complement	46	1
DA8P	Channel A Differential output data D8 and D9 multiplexed, true	51	1
DA8M	Channel A Differential output data D8 and D9 multiplexed, complement	50	1
DA10P	Channel A Differential output data D10 and D11 multiplexed, true	53	1
DA10M	Channel A Differential output data D10 and D11 multiplexed, complement	52	1
DA12P	Channel A Differential output data D12 and D13 multiplexed, true	55	1
DA12M	Channel A Differential output data D12 and D13 multiplexed, complement	54	1
CLKOUTP	Differential output clock, true	57	1
CLKOUTM	Differential output clock, complement	56	1
DB0P	Channel B Differential output data D0 and D1 multiplexed, true	61	1
DB0M	Channel B Differential output data D0 and D1 multiplexed, complement	60	1
DB2P	Channel B Differential output data D2 and D3 multiplexed, true	63	1
DB2M	Channel B Differential output data D2 and D3 multiplexed, complement	62	1
DB4P	Channel B Differential output data D4 and D5 multiplexed, true	3	1
DB4M	Channel B Differential output data D4 and D5 multiplexed, complement	2	1
DB6P	Channel B Differential output data D6 and D7 multiplexed, true	5	1
DB6M	Channel B Differential output data D6 and D7 multiplexed, complement	4	1
DB8P	Channel B Differential output data D8 and D9 multiplexed, true	7	1
DB8M	Channel B Differential output data D8 and D9 multiplexed, complement	6	1
DB10P	Channel B Differential output data D10 and D11 multiplexed, true	9	1
DB10M	Channel B Differential output data D10 and D11 multiplexed, complement	8	1
DB12P	Channel B Differential output data D12 and D13 multiplexed, true	11	1
DB12M	Channel B Differential output data D12 and D13 multiplexed, complement	10	1

SLAS561C – JULY 2007–REVISED FEBRUARY 2012



www.ti.com

Pin Assignments (LVDS INTERFACE) (continued)

PIN NAME	DESCRIPTION	PIN NUMBER	NUMBER OF PINS
DRVDD	Digital supply	1, 38, 48, 58	4
DRGND	Digital ground	39, 49, 59, 64 and PAD	4
PAD	Digital ground. Solder the bottom pad to the digital ground on the board using multiple vias for good electrical and thermal performance.	-	1



TYPICAL CHARACTERISTICS - ADS62P45 (Fs= 125 MSPS)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)








Figure 9.















INTERMODULATION DISTORTION (IMD) vs FREQUENCY







Copyright © 2007–2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42


SLAS561C-JULY 2007-REVISED FEBRUARY 2012




www.ti.com

TYPICAL CHARACTERISTICS - ADS62P45 (F_s= 125 MSPS) (continued)


All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)













SFDR vs INPUT FREQUENCY ACROSS GAINS



PERFORMANCE vs AVDD







- dBc

SFDR .

34 Submit Documentation Feedback

90

89

88

87

86

85

84

83

82

3.0

SFDR – dBo

Copyright © 2007-2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42




SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

www.ti.com

TYPICAL CHARACTERISTICS - ADS62P45 (F_s= 125 MSPS) (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)



SLAS561C - JULY 2007-REVISED FEBRUARY 2012



www.ti.com

TYPICAL CHARACTERISTICS - ADS62P44 (F_s= 105 MSPS)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)







Figure 26.















INTERMODULATION DISTORTION (IMD) vs FREQUENCY







Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42



90

89

88

87

86

85

84

83

82

3.0

- dBc

SFDR .


f_{IN} = 70.1 MHz

AV_{DD} = 3.31 V

3.1


TYPICAL CHARACTERISTICS - ADS62P44 (F_s= 105 MSPS) (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)





SINAD vs INPUT FREQUENCY ACROSS GAINS







SFDR

SNR

3.3

DRV_{DD} – Supply Voltage – V

Figure 36.

3.4

3.5






Figure 33.







3.2

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42

80

79

78

77

76

75

74

73

72

3.6

SNR – dBFS

ADS62P45, ADS62P44 ADS62P43. ADS62P42


interface (unless otherwise noted)


SFDR – dBo

 – dBc, dBFS

SFDR.

SLAS561C-JULY 2007-REVISED FEBRUARY 2012





%



Input Clock Duty Cycle - %




Figure 41.


SFDR

SNR



SNR – dBFS

G034



Copyright © 2007-2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42




SLAS561C-JULY 2007-REVISED FEBRUARY 2012


www.ti.com


TYPICAL CHARACTERISTICS - ADS62P43 (Fs= 80 MSPS)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)



























ADS62P45, ADS62P44 ADS62P43, ADS62P42

76

75

74

73

72

71 70

69

68

67

66

0

4 dB

25

5 dB

50

SINAD – dBFS


SLAS561C-JULY 2007-REVISED FEBRUARY 2012



www.ti.com

TYPICAL CHARACTERISTICS - ADS62P43 (F_s= 80 MSPS) (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)





SINAD vs INPUT FREQUENCY ACROSS GAINS

1 dB

2 dB

Input adjusted to get -1dBFS input

150

125

100

f_{IN} – Input Frequency – MHz

Figure 51.

3 dB

175

200


G046

0 dB

6 dB


75











40 Submit Documentation Feedback Copyright © 2007-2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42




SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

www.ti.com

TYPICAL CHARACTERISTICS - ADS62P43 (F_s= 80 MSPS) (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)



1.45

82

1.35

1.40

70

G054

1.65

1.50

1.55


1.60

ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C - JULY 2007-REVISED FEBRUARY 2012


TYPICAL CHARACTERISTICS - ADS62P42 (Fs= 65 MSPS)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)






















INTERMODULATION DISTORTION (IMD) vs FREQUENCY







FFT for 70 MHz INPUT SIGNAL

EXAS

NSTRUMENTS

www.ti.com



G063

www.ti.com

76

75

74

73

72

71 70

69

68

67

66

0

4 dB

25


5 dB

50

SINAD – dBFS

TYPICAL CHARACTERISTICS - ADS62P42 (F_s= 65 MSPS) (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)



SINAD vs INPUT FREQUENCY ACROSS GAINS

1 dB

100

f_{IN} – Input Frequency – MHz

2 dB

Input adjusted to get -1dBFS input

150

125

3 dB

175


200

G064


0 dB


6 dB

75









PERFORMANCE vs AVDD

ADS62P45, ADS62P44 ADS62P43, ADS62P42







www.ti.com

TYPICAL CHARACTERISTICS - ADS62P42 (F_s= 65 MSPS) (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)





91

Copyright © 2007-2012, Texas Instruments Incorporated

SNR - dBFS

G072

76




SLAS561C - JULY 2007 - REVISED FEBRUARY 2012


www.ti.com

TYPICAL CHARACTERISTICS – LOW SAMPLING FREQUENCIES


All plots are at 25°C, AVDD = DRVDD = 3.3 V, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)

$F_s = 25 MSPS$





COMMON PLOTS



POWER DISSIPATION vs SAMPLING FREQUENCY (DDR LVDS and CMOS) 10 $f_{IN} = 2.5 \text{ MHz}$ 0.9 $C_L = 5 \, pF$ P_D – Power Dissipation – W 0.8 LVDS 0.7 0.6 0.5 CMOS 0.4 0.3 02 0.1 0.0 0 25 50 75 100 125 f_S – Sampling Frequency – MSPS G078 Figure 80.

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42

ADS62P45, ADS62P44 ADS62P43, ADS62P42


SLAS561C – JULY 2007 – REVISED FEBRUARY 2012



www.ti.com

TYPICAL CHARACTERISTICS – LOW SAMPLING FREQUENCIES (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output interface (unless otherwise noted)





APPLICATION INFORMATION

THEORY OF OPERATION

ADS62P4X is a low power 14-bit dual channel pipeline ADC family fabricated in a CMOS process using switched capacitor techniques.

The conversion process is initiated by a rising edge of the external input clock. Once the signal is captured by the input sample and hold, the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline resulting in a data latency of 14 clock cycles. The output is available as 14-bit data, in DDR LVDS or CMOS and coded in either straight offset binary or binary 2s complement format.

ANALOG INPUT

The analog input consists of a switched-capacitor based differential sample and hold architecture.

This differential topology results in very good AC performance even for high input frequencies at high sampling rates. The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM pin. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a 2 V_{PP} differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.5 V nominal) and REFM (0.5 V, nominal).




Figure 82. Analog Input Equivalent Circuit

The input sampling circuit has a high 3-dB bandwidth that extends up to 450 MHz (measured from the input pins to the sampled voltage).






Figure 83. ADC Analog Bandwidth

Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. A $5-\Omega$ resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics.

It is also necessary to present low impedance (50 Ω) for the common mode switching currents. This can be achieved by using two resistors from each input terminated to the common mode voltage (VCM).

In addition, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. While doing this, the ADC input impedance must be considered. Figure 84 and Figure 85 show the impedance (Zin = Rin || Cin) looking into the ADC input pins.




Figure 84. ADC Analog Input Resistance (Rin) Across Frequency






Figure 85. ADC Analog Input Capacitance (Cin) Across Frequency

Using RF-Transformer Based Drive Circuits

Figure 86 shows a configuration using a single 1:1 turns ratio transformer (for example, Coilcraft WBC1-1) that can be used for low input frequencies (about 100 MHz). The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer's leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5-V common mode (VCM). The value of the termination resistors (connected to common mode) has to be low (<100 Ω) to provide a low-impedance path for the ADC common-mode switching currents.




Figure 86. Drive Circuit at Low Input Frequencies


At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. Figure 87 shows an example using two transformers (Coilcraft WBC1-1). An additional termination resistor pair (enclosed within the shaded box) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground.

Copyright © 2007–2012, Texas Instruments Incorporated

SLAS561C-JULY 2007-REVISED FEBRUARY 2012



www.ti.com




S0164-05

Figure 87. Drive Circuit at High Input Frequencies

Using Differential Amplifier Drive Circuits

Figure 88 shows a drive circuit using a differential amplifier (TI's THS4509) to convert a single-ended input to differential output that can be interface to the ADC analog input pins. In addition to the single-ended to differential conversion, the amplifier also provides gain (10 dB). R_{FIL} helps to isolate the amplifier outputs from the switching input of the ADC. Together with C_{FIL} it also forms a low-pass filter that band-limits the noise (and signal) at the ADC input. As the amplifier output is ac-coupled, the common-mode voltage of the ADC input pins is set using two 200- Ω resistors connected to VCM.

The amplifier output can also be dc-coupled. Using the output common-mode control of the THS4509, the ADC input pins can be biased to 1.5 V. In this case, use +4-V and -1-V supplies for the THS4509 so that its output common-mode voltage (1.5 V) is at mid-supply.



S0259-02

Figure 88. Drive Circuit Using the THS4509



Input Common-Mode

To ensure a low-noise common-mode reference, the VCM pin is filtered with a $0.1-\mu$ F low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 165 μ A (at 125 MSPS). Equation 1 describes the dependency of the common-mode current and the sampling frequency.

 $\frac{165 \ \mu\text{A} \times \text{Fs}}{125 \ \text{MSPS}}$

(1)

This equation helps to design the output capability and impedance of the VCM driving circuit accordingly.

REFERENCE

ADS62P4X has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the on-chip integration of the requisite reference capacitors eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by programming the serial interface register bit (REF).




Figure 89. Reference Section

Internal Reference

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins.

External Reference

When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given in Equation 2.

Full-scale differential input pp = (Voltage forced on VCM) × 1.33

(2)

In this mode, the 1.5-V common-mode voltage to bias the input pins has to be generated externally.

SLAS561C-JULY 2007-REVISED FEBRUARY 2012

COARSE GAIN AND PROGRAMMABLE FINE GAIN

ADS62P4X includes gain settings that can be used to get improved SFDR performance (over 0dB gain mode). For each gain setting, the analog input full-scale range scales proportionally, as shown in Table 20.

The coarse gain is a fixed setting of 3.5 dB and is designed to improve SFDR with little degradation in SNR. The fine gain is programmable in 0.5 dB steps from 0 to 6 dB; however the SFDR improvement is achieved at the expense of SNR. So, the programmable fine gain makes it possible to trade-off between SFDR and SNR. The coarse gain makes it possible to get best SFDR but without losing SNR significantly.

The gains can be programmed using the serial interface (bits COARSE GAIN and FINE GAIN). Note that the default gain after reset is 0 dB.

GAIN, dB	TYPE	FULL-SCALE, V _{PP}
0	Default after reset	2V
3.5	Coarse (fixed)	1.34
0.5		1.89
1.0		1.78
1.5		1.68
2.0		1.59
2.5		1.50
3.0	Fine (pregrammable)	1.42
3.5	Fine (programmable)	1.34
4.0		1.26
4.5		1.19
5.0		1.12
5.5		1.06
6.0		1.00

Table 20. Full-Scale Range Across Gains

CLOCK INPUT

The clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal 5-k Ω resistors as shown in Figure 90. This allows using transformer-coupled drive circuits for sine wave clock or ac-coupling for LVPECL, LVDS clock sources (Figure 92 and Figure 93).

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42




www.ti.com



ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C -JULY 2007-REVISED FEBRUARY 2012









Figure 91. Clock Input Impedance







Single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF capacitor, as shown in Figure 93.




Figure 93. Single-Ended Clock Driving Circuit

For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input.

Copyright © 2007–2012, Texas Instruments Incorporated

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42



POWER DOWN

ADS62P4X has three powerdown modes – power down global, individual channel standby and individual channel output buffer disable. These can be set using either the serial register bits or using the control pins CTRL1 to CTRL3.

	CONFIC	WAKE-UP				
POWERDOWN MODES	SERIAL INTERFACE	PARALI	PARALLEL CONTROL PINS			
	<pre><pre>POWER DOWN MODES></pre></pre>	CTRL1	CTRL1 CTRL2		TIME	
Normal operation	000	low	low	low	—	
Channel A output buffer disabled	001	low	low	high	Fast (100 ns)	
Channel B output buffer disabled	010	low	high	low	Fast (100 ns)	
Channel A and B output buffer disabled	011	low	high	high	Fast (100 ns)	
Global power down	100	high	low	low	Slow (15 µS)	
Channel A standby	101	high	low	high	Fast (100 ns)	
Channel B standby	110	high	high	low	Fast (100 ns)	
Multiplexed (MUX) mode – Output data of channel A and B is multiplexed and available on DB13 to DB0 pins.	111	high	high	high	_	

Table 21. Powerdown Modes

Power Down Global

In this mode, the entire chip including both the A/D converters, internal reference and the output buffers are powered down resulting in reduced total power dissipation of about 50 mW. The output buffers are in high impedance state. The wake-up time from the global power down to data becoming valid in normal mode is typically 15 μ s.

Channel Standby (Individual or Both Channels)

This mode allows the individual ADCs to be powered down. The internal references are active and this results in fast wake-up time, about 100 ns. The total power dissipation in standby is about 482 mW.

Output Buffer Disable (Individual or Both Channels)

Each channel's output buffer can be disabled and put in high impedance state -- wakeup time from this mode is fast, about 100 ns.

Input Clock Stop

In addition to the above, the converter enters a low-power mode when the input clock frequency falls below 1 MSPS. The power dissipation is about 140 mW.

POWER SUPPLY SEQUENCE

During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are separated in the device. Externally, they can be driven from separate supplies or derived from a single supply.

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012



DIGITAL OUTPUT INFORMATION

ADS62P4X provides 14-bit data per channel and a common output clock synchronized with the data. The output interface can be either parallel CMOS or DDR LVDS voltage levels and can be selected using serial register bit <**OUTPUT INTERFACE**> or parallel pin SEN.

Parallel CMOS Interface

In the CMOS mode, the output buffer supply (DRVDD) can be operated over a wide range from 1.8 V to 3.3 V (typical). Each data bit is output on separate pin as CMOS voltage level, every clock cycle (see Figure 94).

For DRVDD > 2.2 V, it is recommended to use the CMOS output clock (CLKOUT) to latch data in the receiving chip. The rising edge of CLKOUT can be used to latch data in the receiver, even at the highest sampling speed. It is recommended to minimize the load capacitance seen by data and clock output pins by using short traces to the receiver. Also, match the output data and clock traces to minimize the skew between them.

For DRVDD < 2.2 V, it is recommended to use external clock (for example, input clock delayed to get desired setup/hold times).




Figure 94. CMOS Output Interface

Output Buffer Strength Programmability

Switching noise (caused by CMOS output data transitions) can couple into the analog inputs during the instant of sampling and degrade the SNR. The coupling and SNR degradation increases as the output buffer drive is made stronger. To minimize this, ADS62P4X CMOS output buffers are designed with controlled drive strength to get best SNR. The default drive strength also ensures wide data stable window for load capacitances up to 5 pF and DRVDD supply voltage >2.2 V.

To ensure wide data stable window for load capacitance > 5 pF, there exists option to increase the output data and clock drive strengths using the serial interface (DATAOUT STRENGTH and CLKOUT STRENGTH). Note that for DRVDD supply voltage <2.2 V, it is recommended to use maximum drive strength (for any value of load capacitance).



CMOS Mode Power Dissipation

With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every output pin. The maximum DRVDD current occurs when each output bit toggles between 0 and 1 every clock cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined by the average number of output bits switching, which is a function of the sampling frequency and the nature of the analog input signal.

Digital current due to CMOS output switching = $C_L \times DRVDD \times (N \times F_{AVG})$,

where C_L = load capacitance, N × F_{AVG} = average number of output bits switching.

Figure 81 shows the current with various load capacitances across sampling frequencies at 2 MHz analog input frequency.

DDR LVDS Interface

The LVDS interface works only with 3.3-V DRVDD supply. In this mode, the 11 data bits of each channel and a common output clock are available as LVDS (Low Voltage Differential Signal) levels. Two successive data bits are multiplexed and output on each LVDS differential pair every clock cycle (DDR – Double Data Rate, Figure 96).




Figure 95. DDR LVDS Outputs

Odd data bits D1, D3, D5, D7, D9 are output at the falling edge of CLKOUTP and even data bits D0, D2, D4, D6, D8, D10 are output at the rising edge of CLKOUTP. Both the rising and falling edges of CLKOUTP have to be used to capture all the data bits.




Figure 96. DDR LVDS Interface

LVDS Buffer Current Programmability

The default LVDS buffer output current is 3.5 mA. When terminated by 100 Ω , this results in a 350-mV single-ended voltage swing (700-mV_{PP} differential swing). The LVDS buffer currents can also be programmed to 2.5 mA, 4.5 mA, and 1.75 mA (LVDS CURRENT). In addition, there exists a current double mode, where this current is doubled for the data and output clock buffers (register bits CURRENT DOUBLE).

LVDS Buffer Internal Termination

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. The termination resistances available are -300Ω , 185 Ω , and 150 Ω (nominal with ±20% variation). Any combination of these three terminations can be programmed; the effective termination is the parallel combination of the selected resistances. This results in eight effective terminations from open (no termination) to 60 Ω .

The internal termination helps to absorb any reflections coming from the receiver end, improving the signal integrity. With 100 Ω internal and 100- Ω external termination, the voltage swing at the receiver end is halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode. Figure 97 and Figure 98 compare the LVDS eye diagrams without and with 100- Ω internal termination. With internal termination, the eye looks clean even with 10-pF load capacitance (from each output pin to ground). The terminations can be programmed using register bits (LVDS TERMINATION).






Figure 97. LVDS Eye Diagram – No Internal Termination, External Termination = 100 Ω




Figure 98. LVDS Eye Diagram – with 100- Ω Internal Termination, External Termination = 100 Ω and LVDS Current Double Mode Enabled

ADS62P45, ADS62P44 ADS62P43, ADS62P42 SLAS561C – JULY 2007–REVISED FEBRUARY 2012



Output Data Format


Two output data formats are supported – 2s complement and straight binary. They can be selected using the serial interface register bit **<DATA FORMAT>** or controlling the SEN pin in parallel configuration mode.

In the event of an input voltage overdrive, the digital outputs go to the appropriate full scale level. For a positive overdrive, the output code is 0x7FF in offset binary output format, and 0x3FF in 2s complement output format. For a negative input overdrive, the output code is 0x000 in offset binary output format and 0x400 in 2s complement output format.

Multiplexed Output Mode

This mode is available only with CMOS interface. In this mode, the digital outputs of both the channels are multiplexed and output on a single bus (DB0-DB13 pins), as per the timing diagram shown in Figure 99. The channel A output pins (DA0-DA10) are three-stated. Since the output data rate on the DB bus is effectively doubled, this mode is recommended only for low sampling frequencies (< 65 MSPS).

This mode can be enabled using register bits < POWER DOWN MODES > or using the parallel pins CTRL1 -3.



T0297-01

Figure 99. Multiplexed Mode – Output Timing

Low Latency Mode

The default latency of ADS62P4X is 14 clock cycles. For applications, which cannot tolerate large latency, ADS62P4X includes a special mode with 10 clock cycles latency. In the low latency condition, the Digital Processing block is bypassed and its features (offset correction, fine gain, decimation filters) are not available.



SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

DETAILS OF DIGITAL PROCESSING BLOCK




Figure 100. Digital Processing Block Diagram

Offset Correction

ADS62P4X has an internal offset correction algorithm that estimates and corrects dc offset up to ± 10 mV. The correction can be enabled using the serial register bit (OFFSET LOOP EN). Once enabled, the algorithm estimates the channel offset and applies the correction every clock cycle. The time constant of the correction loop is a function of the sampling clock frequency. The time constant can be controlled using register bits (OFFSET LOOP TC) as described in Table 22.

<offset loop="" tc=""> D6-D5-D4</offset>	TIME CONSTANT (TC _{CLK}), number of clock cycles	TIME CONSTANT, sec (= TC _{CLK} × 1/Fs) ⁽¹⁾
000	2 ²⁷	1.1
001	2 ²⁶	0.55
010	2 ²⁵	0.27
011	2 ²⁴	0.13
100	2 ²⁸	2.15
101	2 ²⁹	4.3
110	2 ²⁷	1.1
111	2 ²⁷	1.1

Table 22. Time Constant of Offset Correction Algorithm

(1) Sampling frequency, Fs = 125 MSPS

ADS62P45, ADS62P44 ADS62P43, ADS62P42

TEXAS INSTRUMENTS

www.ti.com

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

It is also possible to freeze the offset correction using the serial interface (**OFFSET LOOP FREEZE**). Once frozen, the offset estimation becomes inactive and the last estimated value is used for correction every clock cycle. Note that the offset correction is disabled by default after reset.




Figure 101 shows the time response of the offset correction algorithm, after it is enabled.

Figure 101. Time Response of Offset Correction

Gain Correction

ADS62P4X has ability to make fine corrections to the ADC channel gain. The corrections can be done in steps of 0.05 dB, up to a maximum of 0.5 dB, using the register bits (GAIN CORRECTION). Only positive corrections are supported and the same correction applies to both the channels.

<gain correction=""> D3-D2-D1-D0</gain>	AMOUNT OF CORRECTION, dB
0000	0
0001	+0.05
0010	+0.1
0011	+0.15
0100	+0.20
0101	+0.25
0110	+0.30
0111	+0.35
1000	+0.40
1001	+0.45
1010	+0.5
Other combinations	Unused

Table 23. Gain Correction Values



Decimation Filters

ADS62P4X includes option to decimate the ADC output data with in-built low pass, high pass or band pass filters.

The decimation rate and type of filter can be selected using register bits (DECIMATION RATE) and (DECIMATION FILTER TYPE). Decimation rates of 2, 4, or 8 are available and either low pass, high pass or band pass filters can be selected (see Table 24). By default, the decimation filter is disabled – use register bit <**FILTER ENABLE**> to enable it.

СОМВІ					ΜΑΤΙΟ	<filter< th=""><th></th></filter<>		
DECIMATION	TYPE OF FILTER		CIMA [®] RATE		FR	LTER EQ ND>	COEFF SELECT >	<filter ENABLE></filter
Decimate by 2	In-built low-pass filter (pass band = 0 to Fs/4)	0	0	0	0	0	0	1
	In-built high-pass filter (pass band = Fs/4 to Fs/2)	0	0	0	0	1	0	1
Decimate by 4	In-built low-pass filter (pass band = 0 to Fs/8)	0	0	1	0	0	0	1
	In-built 2 nd band-pass filter (pass band = Fs/8 to Fs/4)	0	0	1	0	1	0	1
	In-built 3 rd band-pass filter (pass band = Fs/4 to 3Fs/8)	0	0	1	1	0	0	1
	In-built last band-pass filter (pass band = 3Fs/8 to Fs/2)	0	0	1	1	1	0	1
Decimate by 2	Custom filter (user programmable coefficients)	0	0	0	х	х	1	1
Decimate by 4	Custom filter (user programmable coefficients)	0	0	1	Х	Х	1	1
Decimate by 8	Custom filter (user programmable coefficients)	1	0	0	Х	Х	1	1
No decimation	Custom filter (user programmable coefficients)	0	1	1	Х	Х	1	0

Table 24. Decimation Filter Modes

Decimation Filter Equation

The decimation filter is implemented as 24-tap FIR with symmetrical coefficients (each coefficient is 12-bit signed). The filter equation is:

y(n) =

$$\left(\frac{1}{2^{11}}\right) \times \left[h0 \times x(n) + h1 \times x(n-1) + h2 \times x(n-2) + \dots + h11 \times x(n-11) + h11 \times x(n-12) + \dots + h1 \times x(n-22) + h0 \times x(n-23)\right]$$
(3)

By setting the register bit <ODD TAP ENABLE> = 1, a 23-tap FIR is implemented:

y(n) =

$$\left(\frac{1}{2^{11}}\right)x[h0 \times x(n) + h1 \times x(n-1) + h2 \times x(n-2) + ... + h10 \times x(n-10) + h11 \times x(n-11) + h10 \times x(n-12) + ... + h1 \times x(n-21) + h0 \times x(n-22)]$$
(4)

In the above equations,

h0, h1 ...h11 are 12-bit signed representation of the coefficients,

x(n) is the input data sequence to the filter

y(n) is the filter output sequence

Pre-defined Coefficients

The in-built filter types (low pass, high pass, and band pass) use pre-defined coefficients. The frequency response of the in-built filters is shown in Figure 102 and Figure 103.







Figure 102. Decimate by 2 Filter Response








Figure 104. Decimate by 4 Band-Pass Response



ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C - JULY 2007-REVISED FEBRUARY 2012

www.ti.com

Table 25. Predefined Coefficients for Decimation by 2 Filters

COEFFICIENTS	DECIMATE BY 2					
	LOW-PASS FILTER	HIGH-PASS FILTER				
h0	23	-22				
h1	-37	-65				
h2	-6	-52				
h3	68	30				
h4	-36	66				
h5	-61	-35				
h6	35	-107				
h7	118	38				
h8	-100	202				
h9	-197	-41				
h10	273	-644				
h11	943	1061				

Table 26. Predefined Coefficients for Decimation by 4 Filters

COEFFICIENTS	DECIMATE BY 4										
	LOW-PASS FILTER	1st BAND-PASS FILTER	2nd BAND-PASS FILTER	HIGH-PASS FILTER							
h0	-17	-7	-34	32							
h1	-50	19	-34	-15							
h2	71	-47	-101	-95							
h3	46	127	43	22							
h4	24	73	58	-8							
h5	-42	0	-28	-81							
h6	-100	86	-5	106							
h7	-97	117	-179	-62							
h8	8	-190	294	-97							
h9	202	-464	86	310							
h10	414	-113	-563	-501							
h11	554	526	352	575							

Custom Filter Coefficients with Decimation

The filter coefficients can also be programmed by the user (custom). For custom coefficients, set the register bit (FILTER COEFF SELECT) and load the coefficients (h0 to h11) in registers 1E to 2F using the serial interface (Table 27) as:

Register content = 12-bit signed representation of [real coefficient value $\times 2^{11}$]

ADS62P45, ADS62P44 ADS62P43, ADS62P42

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

Custom Filter Coefficients without Decimation

The filter with custom coefficients can also be used with the decimation mode disabled. In this mode, the filter implementation is 12-tap FIR:

y(n) =

 $\left(\frac{1}{2^{11}}\right)x[h6 \times x(n) + h7 \times x(n-1) + h8 \times x(n-2) + ... + h11 \times x(n-5) + h11 \times x(n-6) + ... + h7 \times x(n-10) + h6 \times x(n-11)]$ (5)

A7–A0 (hex)	D7	D6	D5	D4	D3	D2	D1	D0					
1E	Coefficient h0 <7:0>												
1F		Coefficient h1 <3:0> Coefficient h0 <11:8>											
20				Coefficient	h1 <11:4>								
21				Coefficier	t h2 <7:0>								
22		Coeffici	ent h3 <3:0>			Coefficient	h2 <11:8>						
23		Coefficient h3 <11:4>											
24		Coefficient h4 <7:0>											
25		Coeffici	ent h5 <3:0>			Coefficient	h4 <11:8>						
26				Coefficient	h5 <11:4>								
27				Coefficier	t h6 <7:0>								
28		Coeffici	ent h7 <3:0>			Coefficient	h6 <11:8>						
29				Coefficient	h7 <11:4>								
2A				Coefficier	t h8 <7:0>								
2B		Coeffici	ent h9 <3:0>			Coefficient	h8 <11:8>						
2C				Coefficient	h9 <11:4>								
2D				Coefficient	: h10 <7:0>								
2E		Coefficie	ent h11 <3:0>			Coefficient I	n10 <11:8>						
2F				Coefficient	h11 <11:4>								

Table 27. Register Map of Custom Coefficients



www.ti.com



BOARD DESIGN CONSIDERATIONS

Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See the EVM User Guide (SLAU237) for details on layout and grounding.

Supply Decoupling

As the ADS62P4X already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that decoupling capacitors can help filter external power supply noise, so the optimum number of capacitors would depend on the actual application. The decoupling capacitors should be placed very close to the converter supply pins.

It is recommended to use separate supplies for the analog and digital supply pins to isolate digital switching noise from sensitive analog circuitry. In case only a single 3.3-V supply is available, it should be routed first to AVDD. It can then be tapped and isolated with a ferrite bead (or inductor) with decoupling capacitor, before being routed to DRVDD.

Exposed Thermal Pad

It is necessary to solder the exposed pad at the bottom of the package to a ground plane for best thermal performance. For detailed information, see application notes *QFN Layout Guidelines* (SLOA122) and *QFN/SON PCB Attachment* (SLUA271).

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

DEFINITION OF SPECIFICATIONS

Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay will be different across channels. The maximum variation is specified as aperture delay variation (channel-channel).

Aperture Uncertainty (Jitter) - The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate – The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate – The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL) – The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Gain Error – Gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error due to reference inaccuracy and error due to the channel. Both these errors are specified independently as E_{GREF} and E_{GCHAN} .

To a first order approximation, the total gain error will be $E_{TOTAL} \sim E_{GREF} + E_{GCHAN}$.

For example, if $E_{TOTAL} = \pm 0.5\%$, the full-scale input varies from $(1-0.5/100)xFS_{ideal}$ to $(1+0.5/100)xFS_{ideal}$.

Offset Error – The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . It is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference T_{MAX} - T_{MIN} .

Signal-to-Noise Ratio – SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN), excluding the power at DC and the first nine harmonics.

$$SNR = 10Log^{10} \frac{P_s}{P_N}$$

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

$$SINAD = 10Log^{10} \frac{P_s}{P_N + P_D}$$
(7)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Effective Number of Bits (ENOB) – The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02}$$

(8)

(6)



www.ti.com



Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (PD).

$$THD = 10Log^{10} \frac{P_s}{P_N}$$

(9)

THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1–f2 or 2f2–f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

DC Power Supply Rejection Ratio (DC PSRR) – The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

AC Power Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If Δ Vsup is the change in supply voltage and Δ Vout is the resultant change of the ADC output code (referred to the input), then

PSRR = 20Log¹⁰
$$\frac{\Delta V_{OUT}}{\Delta V_{SUP}}$$
 (Expressed in dBc)

(10)

Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from their expected values) is noted.

Common Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If Δ Vcm_in is the change in the common-mode voltage of the input pins and Δ Vout is the resultant change of the ADC output code (referred to the input), then

$$CMRR = 20Log^{10} \frac{\Delta V_{OUT}}{\Delta V_{CM}}$$
(Expressed in dBc) (11)

Cross-Talk (only for multi-channel ADC)– This is a measure of the internal coupling of a signal from adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Cross-talk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.

SLAS561C – JULY 2007 – REVISED FEBRUARY 2012

REVISION HISTORY

Cł	nanges from Revision A (February 2008) to Revision B	Page
•	Added Aperature delay matching to TIMING REQUIREMENTS — LVDS AND CMOS MODES	8
•	Added t _{START} description to TIMING REQUIREMENTS — LVDS AND CMOS MODES	9
•	Added t _{DV} description to TIMING REQUIREMENTS — LVDS AND CMOS MODES	9
•	Added t _{START_CHA} description to TIMING REQUIREMENTS — LVDS AND CMOS MODES	9
•	Added t _{DV_CHA} description to TIMING REQUIREMENTS — LVDS AND CMOS MODES	9
•	Added t _{START_CHB} description to TIMING REQUIREMENTS — LVDS AND CMOS MODES	9
•	Added t _{DV_CHB} description to TIMING REQUIREMENTS — LVDS AND CMOS MODES	9
•	Changed Figure 3 CMOS Mode Timing	12
•	Added Figure 4 Multiplexed Mode Timing (CMOS only)	12
•	Added text to USING PARALLEL INTERFACE CONTROL ONLY section description	13
•	Added voltage values to Table 4	14
•	Added voltage values to Table 5	14
•	Changed Channel A and B powered down to Power down global in Table 6	14
•	Changed DB10 to DB0 to DB13 to DB0 inTable 6	14
•	Added Serial Register Readout section	17
•	Added SERIAL READOUT to register address 00 in Table 7	20
•	Added SERIAL READOUT to register address 00 description	21
•	Changed register address 14, bits D2-D0 111 description from DA10 to DA0 to DB13 to DB0 pins	23
•	Changed pin 56 from NC to SDOUT in CMOS interface pinout	28
•	Changed pin 56 from NC to SDOUT and added SDOUT description in Pin Assignments (CMOS INTERFACE)	29
•	Changed Channel A and B powered down to Global power down in Table 21	55
•	Changed DA13 to DA0 to DB13 to DB0 in Table 21	55
•	Changed DB0-DB10 to DB0-DB13 in Multiplexed Output Mode description	60
•	Changed DA0-DA10 to DA0-DA13 in Multiplexed Output Mode description	60

Changes from Revision B (May 2009) to Revision C

	Changed label positions for DDR LVDS Output Data DXP, DXM in Figure 1	
• 0		11
	Changed D3 for register 16	24
• 0	Changed pins 29, 30 and 19, 20 in CMOS interface pinout	28
• 0	Changed pins 29, 30 in Pin Assignments CMOS INTERFACE	29
• 0	Changed pins 19, 20 in Pin Assignments CMOS INTERFACE	29
• 0	Changed pins 29, 30 and 19, 20 in LVDS interface pinout	30
• 0	Changed pins 29, 30 in Pin Assignments LVDS INTERFACE	30
• 0	Changed pins 19, 20 in Pin Assignments LVDS INTERFACE	30
• 0	Changed rising edge to falling edge and falling edge to rising edge in paragraph after Figure 95.	57

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42

www.ti.com

Page



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,						(6)				
ADS62P42IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P42	Samples
ADS62P42IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P42	Samples
ADS62P43IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P43	Samples
ADS62P43IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P43	Samples
ADS62P44IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P44	Samples
ADS62P44IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P44	Samples
ADS62P45IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P45	Samples
ADS62P45IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ62P45	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS62P42IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS62P43IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS62P44IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS62P45IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2



PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS62P42IRGCR	VQFN	RGC	64	2000	350.0	350.0	43.0
ADS62P43IRGCR	VQFN	RGC	64	2000	350.0	350.0	43.0
ADS62P44IRGCR	VQFN	RGC	64	2000	350.0	350.0	43.0
ADS62P45IRGCR	VQFN	RGC	64	2000	350.0	350.0	43.0

RGC 64

9 x 9, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGC0064H



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGC0064H

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGC0064H

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated