1 Features
- 1024 Bits of One-Time Programmable (OTP) EPROM For Storage Of User-Programmable Configuration Data
- Factory-Programmed Unique 64-Bit Identification Number
- Single-Wire Interface to Reduce Circuit Board Routing
- Synchronous Communication Reduces Host Interrupt Overhead
- 15KV IEC 61000-4-2 ESD Compliance on Data Pin
- No Standby Power Required
- Available in a 3-Pin SOT-23 Package and TO-92 Package

2 Applications
- Security Encoding
- Inventory Tracking
- Product-Revision Maintenance
- Battery-Pack Identification

3 Description
The bq2022A is a 1K-bit serial EPROM containing a factory-programmed, unique 48-bit identification number, 8-bit CRC generation, and the 8-bit family code (09h). A 64-bit status register controls write protection and page redirection.

The bq2022A SDQ™ interface requires only a single connection and a ground return. The DATA pin is also the sole power source for the bq2022A.

The small surface-mount package options saves printed-circuit-board space, while the low cost makes it ideal for applications such as battery pack configuration parameters, record maintenance, asset tracking, product-revision status, and access-code security.

Device Information(1)

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>bq2022A</td>
<td>SOT-23</td>
<td>2.92 mm x 1.30 mm</td>
</tr>
<tr>
<td></td>
<td>TO-92</td>
<td>4.30 mm x 4.30 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the datasheet.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.
4 Revision History

Changes from Revision D (December 2014) to Revision E Page

- Added text: "No additional capacitance..." to the Typical Application section ................................................................. 19
- Added the SDO Master Best Practices section .................................................................................................................. 20
- Added text and Figure 21 to the Power Supply Recommendations section ................................................................. 22

Changes from Revision C (August 2007) to Revision D Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. ................................................................................................................................. 1
- Deleted Bus-Interface Architecture Allowing Multiple bq2022As Attached to a Single Host from Features ..................... 1
- Deleted last sentence from second paragraph in Description ............................................................................................. 1
- Added Junction temperature to Absolute Maximum Ratings .............................................................................................. 4
- Deleted last two sentences and figure from Serial Communication section ......................................................................... 9
- Deleted second sentence from READ ROM Command section .......................................................................................... 9
- Deleted MATCH ROM and SEARCH ROM sections ........................................................................................................... 9
- Deleted text from first sentence and deleted third sentence from SKIP ROM Command section ..................................................... 9
- Changed from: a part is selected by a ROM command to: a part is issued a SKIP ROM command in the last sentence of the Memory/Status Function Commands section .................................................................................................................. 9
- Changed from: the ROM command is followed to: the SKIP ROM command is followed in the first sentence of the READ MEMORY/Page CRC section ........................................................................................................... 10
- Changed from: Initialization and ROM Command Sequence to: Initialization and SKIP ROM Command Sequence in Figure 7 ................................................................................................................................................. 10
- Changed from: the ROM command is followed to: the SKIP ROM command is followed in the first sentence of the READ MEMORY/Field CRC section ........................................................................................................... 10
- Changed from: Initialization and ROM Command Sequence to: Initialization and SKIP ROM Command Sequence in Figure 8 .................................................................................................................................................. 11
- Changed from: After issuing a ROM command to: After issuing a SKIP ROM command in the second sentence of the second paragraph of the WRITE MEMORY Command section ................................................................................................. 11
- Changed from: After issuing a ROM command to: After issuing a SKIP ROM command in the first sentence of the
READ STATUS Command section ............................................................................................................................................. 12

- Changed from: Initialization and ROM Command Sequence to: Initialization and SKIP ROM Command Sequence in Figure 10 ............................................................................................................................................. 13

- Changed from: selected by a ROM command to: issued SKIP ROM command in the first sentence of the WRITE STATUS Command section ............................................................................................................................................. 13

- Deleted 55h Match Serialization ROM and F0h Search Serialization ROM from Table 3 .............................................................. 15

- Changed from: From ROM Command to: From SKIP ROM Command in Figure 12 .............................................................. 16
5 Pin Configuration and Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDQ</td>
<td>1</td>
<td>Data</td>
</tr>
<tr>
<td>VSS</td>
<td>2, 3</td>
<td>Ground. Both pins should be connected to system ground.</td>
</tr>
<tr>
<td>NC</td>
<td>3</td>
<td>No connection. This pin should be connected to system ground or left floating.</td>
</tr>
</tbody>
</table>

6 Specifications

6.1 Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC voltage applied to data, $V_{PU}$</td>
<td>$-0.3$</td>
<td>7</td>
<td>V</td>
</tr>
<tr>
<td>Low-level output current, $I_{OL}$</td>
<td>40</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>ESD IEC 61000-4-2 Air discharge, Data to $V_{SS}$, $V_{SS}$ to data</td>
<td>15</td>
<td>kV</td>
<td></td>
</tr>
<tr>
<td>Operating free-air temperature, $T_A$</td>
<td>$-20$</td>
<td>70</td>
<td>°C</td>
</tr>
<tr>
<td>Communication free-air temperature, $T_{A(Comm)}$</td>
<td>$-40$</td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>Junction temperature, $T_J$</td>
<td>125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage temperature, $T_{stg}$</td>
<td>$-55$</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Communication is specified by design.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>$V_{ESD}$</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrostatic discharge</td>
<td>±2000</td>
<td>V</td>
</tr>
<tr>
<td>Charged device model (CDM), per JEDEC specification JESD22-C101(2)</td>
<td>±500</td>
<td></td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{PU}$</td>
<td>2.65</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$R_{PU}$</td>
<td>5</td>
<td>kΩ</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>bq2022A</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{\text{JA}} ) Junction-to-ambient thermal resistance</td>
<td>244.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>( R_{\text{JC(top)}} ) Junction-to-case (top) thermal resistance</td>
<td>104.9</td>
<td>°C/W</td>
</tr>
<tr>
<td>( R_{\text{JB}} ) Junction-to-board thermal resistance</td>
<td>93.1</td>
<td>°C/W</td>
</tr>
<tr>
<td>( \psi_{\text{JT}} ) Junction-to-top characterization parameter</td>
<td>4.8</td>
<td>°C/W</td>
</tr>
<tr>
<td>( \psi_{\text{JB}} ) Junction-to-board characterization parameter</td>
<td>66.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>( R_{\text{JC(bot)}} ) Junction-to-case (bottom) thermal resistance</td>
<td>n/a</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics: DC

\( T_A = -20°C \) to 70°C; \( V_{\text{PU(min)}} = 2.65 \text{ V}_{\text{DC}} \) to 5.5 \( \text{ V}_{\text{DC}} \), all voltages relative to VSS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{\text{DATA}} ) Supply current</td>
<td>( V_{\text{PU}} = 5.5 \text{ V} )</td>
<td>20</td>
<td></td>
<td></td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( V_{\text{OL}} ) Low-level output voltage</td>
<td>Logic 0, ( V_{\text{PU}} = 5.5 \text{ V}, I_{\text{OL}} = 4 \text{ mA} ), SDQ pin</td>
<td>0.4</td>
<td></td>
<td></td>
<td>\text{V}</td>
</tr>
<tr>
<td>( V_{\text{OL}} ) High-level output voltage</td>
<td>Logic 0, ( V_{\text{PU}} = 2.65 \text{ V}, I_{\text{OL}} = 2 \text{ mA} )</td>
<td>0.4</td>
<td></td>
<td></td>
<td>\text{V}</td>
</tr>
<tr>
<td>( V_{\text{IL}} ) Low-level input voltage</td>
<td>( V_{\text{OL}} = 0.4 \text{ V}, \text{SDQ pin} )</td>
<td>4</td>
<td></td>
<td></td>
<td>\text{mA}</td>
</tr>
<tr>
<td>( V_{\text{IH}} ) High-level input voltage</td>
<td>Logic 0</td>
<td>0.8</td>
<td></td>
<td></td>
<td>\text{V}</td>
</tr>
<tr>
<td>( V_{\text{PP}} ) Programming voltage</td>
<td></td>
<td>2.2</td>
<td></td>
<td></td>
<td>\text{V}</td>
</tr>
</tbody>
</table>

6.6 Switching Characteristics: AC

\( T_A = -20°C \) to 70°C; \( V_{\text{PU(min)}} = 2.65 \text{ V}_{\text{DC}} \) to 5.5 \( \text{ V}_{\text{DC}} \), all voltages relative to VSS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_c ) Bit cycle time (1)</td>
<td></td>
<td>60</td>
<td>120</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{WSTRB}} ) Write start cycle (1)</td>
<td></td>
<td>1</td>
<td>15</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{WOSU}} ) Write data setup (1)</td>
<td>( t_{\text{WSTRB}} )</td>
<td>15</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{WODH}} ) Write data hold (1) (2)</td>
<td></td>
<td>60</td>
<td>( t_c )</td>
<td></td>
</tr>
<tr>
<td>( t_{\text{rec}} ) Recovery time (1)</td>
<td></td>
<td>1</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{RSTRB}} ) Read start cycle (1)</td>
<td></td>
<td>1</td>
<td>13</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{ODD}} ) Output data delay (1)</td>
<td>( t_{\text{RSTRB}} )</td>
<td>13</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{ODHO}} ) Output data hold (1)</td>
<td></td>
<td>17</td>
<td>60</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{RST}} ) Reset time (1)</td>
<td></td>
<td>480</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{PPD}} ) Presence pulse delay (1)</td>
<td></td>
<td>15</td>
<td>60</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{PP}} ) Presence pulse (1)</td>
<td></td>
<td>60</td>
<td>240</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{EPROG}} ) EPROM programming time</td>
<td></td>
<td>2500</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{PSU}} ) Program setup time</td>
<td></td>
<td>5</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{REC}} ) Program recovery time</td>
<td></td>
<td>5</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{RE}} ) Program rising-edge time</td>
<td></td>
<td>5</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{FPE}} ) Program falling-edge time</td>
<td></td>
<td>5</td>
<td></td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{\text{RSTREC}} )</td>
<td></td>
<td>480</td>
<td></td>
<td>( \mu s )</td>
</tr>
</tbody>
</table>

(1) 5-kΩ series resistor between SDQ pin and \( V_{\text{PU}} \). (See Figure 18.)
(2) \( t_{\text{WODH}} \) must be less than \( t_c \) to account for recovery.
6.7 Typical Characteristics

**Figure 1. Supply Current vs Temperature**

**Figure 2. Low-level Output Voltage vs Temperature**

**Figure 3. Low-level Input Voltage vs Temperature**

**Figure 4. High-level Input Voltage vs Temperature**
7 Detailed Description

7.1 Overview
The Functional Block Diagram shows the relationships among the major control and memory sections of the bq2022A. The bq2022A has three main data components: a 64-bit factory-programmed ROM, including 8-bit family code, 48-bit identification number and 8-bit CRC value, 1024-bit EPROM, and EPROM STATUS bytes. Power for read and write operations is derived from the DATA pin. An internal capacitor stores energy while the signal line is high and releases energy during the low times of the DATA pin, until the pin returns high to replenish the charge on the capacitor. A special manufacturer's PROGRAM PROFILE BYTE can be read to determine the programming profile required to program the part.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 1024-Bit EPROM
Table 1 is a memory map of the 1024-bit EPROM section of the bq2022A, configured as four pages of 32 bytes each. The 8-byte RAM buffers are additional registers used when programming the memory. Data are first written to the RAM buffer and then verified by reading an 8-bit CRC from the bq2022A that confirms proper receipt of the data. If the buffer contents are correct, a programming command is issued and an 8-byte segment of data is written into the selected address in memory. This process ensures data integrity when programming the memory. The details for reading and programming the 1024-bit EPROM portion of the bq2022A are in the Memory/Status Function Commands section of this data sheet.

Table 1. 1024-Bit EPROM Data Memory Map

<table>
<thead>
<tr>
<th>ADDRESS(HEX)</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0060-007F</td>
<td>Page 3</td>
</tr>
<tr>
<td>0040-005F</td>
<td>Page 2</td>
</tr>
<tr>
<td>0020-003F</td>
<td>Page 1</td>
</tr>
<tr>
<td>0000-001F</td>
<td>Page 0</td>
</tr>
</tbody>
</table>
7.3.2 EPROM Status Memory

In addition to the programmable 1024-bits of memory are 64 bits of status information contained in the EPROM STATUS memory. The STATUS memory is accessible with separate commands. The STATUS bits are EPROM and are read or programmed to indicate various conditions to the software interrogating the bq2022A. The first byte of the STATUS memory contains the write protect page bits, that inhibit programming of the corresponding page in the 1024-bit main memory area if the appropriate write-protection bit is programmed. Once a bit has been programmed in the write protect page byte, the entire 32-byte page that corresponds to that bit can no longer be altered but may still be read. The write protect bits may be cleared by using the WRITE STATUS command.

The next four bytes of the EPROM STATUS memory contain the page address redirection bytes. Bits in the EPROM status bytes can indicate to the host what page is substituted for the page by the appropriate redirection byte. The hardware of the bq2022A makes no decisions based on the contents of the page address redirection bytes. This feature allows the user's software to make a data patch to the EPROM by indicating that a particular page or pages should be replaced with those indicated in the page address redirection bytes. The ones complement of the new page address is written into the page address redirection byte that corresponds to the original (replaced) page. If a page address redirection byte has an FFh value, the data in the main memory that corresponds to that page are valid. If a page address redirection byte has some other hex value, the data in the page corresponding to that redirection byte are invalid, and the valid data can now be found at the ones complement of the page address indicated by the hexadecimal value stored in the associated page address redirection byte. A value of FDh in the redirection byte for page 1, for example, indicates that the updated data are now in page 2. The details for reading and programming the EPROM status memory portion of the bq2022A are given in the Memory/Status Function Commands section.

<table>
<thead>
<tr>
<th>ADDRESS (HEX)</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>Write protection bits</td>
</tr>
<tr>
<td></td>
<td>BIT0—write protect page 0</td>
</tr>
<tr>
<td></td>
<td>BIT1—write protect page 1</td>
</tr>
<tr>
<td></td>
<td>BIT2—write protect page 2</td>
</tr>
<tr>
<td></td>
<td>BIT3—write protect page 3</td>
</tr>
<tr>
<td></td>
<td>BIT4 to 7—bitmap of used pages</td>
</tr>
<tr>
<td>01h</td>
<td>Redirection byte for page 0</td>
</tr>
<tr>
<td>02h</td>
<td>Redirection byte for page 1</td>
</tr>
<tr>
<td>03h</td>
<td>Redirection byte for page 2</td>
</tr>
<tr>
<td>04h</td>
<td>Redirection byte for page 3</td>
</tr>
<tr>
<td>05h</td>
<td>Reserved</td>
</tr>
<tr>
<td>06h</td>
<td>Reserved</td>
</tr>
<tr>
<td>07h</td>
<td>Factory programmed 00h</td>
</tr>
</tbody>
</table>

7.3.3 Error Checking

To validate the data transmitted from the bq2022A, the host generates a CRC value from the data as they are received. This generated value is compared to the CRC value transmitted by the bq2022A. If the two CRC values match, the transmission is error-free. The equivalent polynomial function of this CRC is \( X^8 + X^5 + X^4 + 1 \). Details are found in the CRC Generation section of this data sheet.

7.3.4 Customizing the bq2022A

The 64-bit ID identifies each bq2022A. The 48-bit serial number is unique and programmed by Texas Instruments. The default 8-bit family code is 09h; however, a different value can be reserved on an individual customer basis. Contact your Texas Instruments sales representative for more information.

7.3.5 Bus Termination

Because the drive output of the bq2022A is an open-drain, N-channel MOSFET, the host must provide a source current or a 5-k\( \Omega \) external pullup, as shown in the typical application circuit in Figure 18.
7.4 Device Functional Modes
The device is in active mode during SDQ communication or while the SDQ is kept at valid \( V_{PU} \) voltages.

7.5 Programming

7.5.1 Serial Communication
A host reads, programs, or checks the status of the bq2022A through the command structure of the SDQ interface.

7.5.2 Initialization
Initialization consists of two pulses, theRESET and the PRESENCE pulses. The host generates the RESET pulse, while the bq2022A responds with the PRESENCE pulse. The host resets the bq2022A by driving the DATA bus low for at least 480 \( \mu \)s. For more details, see the \textit{RESET and PRESENCE PULSE} section.

7.5.3 ROM Commands

7.5.3.1 \textit{READ ROM Command}
The READ ROM command sequence is the fastest sequence that allows the host to read the 8-bit family code and 48-bit identification number. The READ ROM sequence starts with the host generating the RESET pulse of at least 480 \( \mu \)s. The bq2022A responds with a PRESENCE pulse. Next, the host continues by issuing the READ ROM command, \( 33h \), and then reads the ROM and CRC byte using the READ signaling (see the READ and WRITE signals section) during the data frame.

![Figure 5. READ ROM Sequence](image)

7.5.3.2 \textit{SKIP ROM Command}
This SKIP ROM command, \( CCh \), allows the host to access the memory/status functions. The SKIP ROM command is directly followed by a memory/status functions command.

![Figure 6. SKIP ROM Sequence](image)

7.5.4 Memory/Status Function Commands
Six memory/status function commands allow read and modification of the 1024-bit EPROM data memory or the 64-bit EPROM status memory. There are two types of READ MEMORY command, plus the WRITE MEMORY, READ STATUS, and WRITE STATUS commands. Additionally, the part responds to a PROGRAM PROFILE byte command. The bq2022A responds to memory/status function commands only after a part is issued a SKIP ROM command.
7.5.5 READ MEMORY Commands

Two READ MEMORY commands are available on the bq2022A. Both commands are used to read data from the 1024-bit EPROM data field. They are the READ MEMORY/Page CRC and the READ MEMORY/Field CRC commands. The READ MEMORY/Page CRC generates CRC at the end any 32-byte page boundary whereas the READ MEMORY/Field CRC generates CRC when the end of the 1024-bit data memory is reached.

7.5.5.1 READ MEMORY/Page CRC

To read memory and generate the CRC at the 32-byte page boundaries of the bq2022A, the SKIP ROM command is followed by the READ MEMORY/Generate CRC command, C3h, followed by the address low byte and then the address high byte.

An 8-bit CRC of the command byte and address bytes is computed by the bq2022A and read back by the host to confirm that the correct command word and starting address were received. If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the bq2022A starting at the initial address and continuing until the end of a 32-byte page is reached. At that point, the host sends eight additional read time slots and receive an 8-bit CRC that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte to the last byte of the current page. Once the 8-bit CRC has been received, data is again read from the 1024-bit EPROM data field starting at the next page. This sequence continues until the final page and its accompanying CRC are read by the host. Thus each page of data can be considered to be 33 bytes long, the 32 bytes of user-programmed EPROM data and an 8-bit CRC that gets generated automatically at the end of each page.

![Figure 7. READ MEMORY/Page CRC](image)

Initialization and SKIP ROM Command Sequence | READ MEMORY/Generate CRC Command | Address Low Byte | Address High Byte | Read and Verify CRC | EPROM Memory and CRC Byte Generated at 32-Byte Page Boundaries
---|---|---|---|---|---
C3h | A0 | A7 | A8 | A15 |

NOTE: Individual bytes of address and data are transmitted LSB first.

7.5.5.2 READ MEMORY/Field CRC

To read memory without CRC generation on 32-byte page boundaries, the SKIP ROM command is followed by the READ MEMORY command, F0h, followed by the address low byte and then the address high byte.

![Figure 8. READ MEMORY/Field CRC](image)

An 8-bit CRC of the command byte and address bytes is computed by the bq2022A and read back by the host to confirm that the correct command word and starting address were received. If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the bq2022A starting at the initial address and continuing until the end of the 1024-bit data field is reached or until a reset pulse is issued. If reading occurs through the end of memory space, the host may issue eight additional read time slots and the bq2022A responds with an 8-bit CRC of all data bytes read from the initial starting byte through the last byte of memory. After the CRC is received by the host, any subsequent read time slots appear as logical 1s until a reset pulse is issued. Any reads ended by a reset pulse prior to reaching the end of memory does not have the 8-bit CRC available.

NOTE: As shown in Figure 8, individual bytes of address and data are transmitted LSB first.
7.5.6 WRITE MEMORY Command

The WRITE MEMORY command is used to program the 1024-bit EPROM memory field. The 1024-bit memory field is programmed in 8-byte segments. Data is first written into an 8-byte RAM buffer one byte at a time. The contents of the RAM buffer is then ANDed with the contents of the EPROM memory field when the programming command is issued.

Figure 9 illustrates the sequence of events for programming the EPROM memory field. After issuing a SKIP ROM command, the host issues the WRITE MEMORY command, 0Fh, followed by the low byte and then the high byte of the starting address. The bq2022A calculates and transmits an 8-bit CRC based on the WRITE command and address.

If at any time during the WRITE MEMORY process, the CRC read by the host is incorrect, a reset pulse must be issued, and the entire sequence must be repeated.

After the bq2022A transmits the CRC, the host then transmits 8 bytes of data to the bq2022A. Another 8-bit CRC is calculated and transmitted based on the 8 bytes of data. If this CRC agrees with the CRC calculated by the host, the host transmits the program command 5Ah and then applies the programming voltage for at least 2500 μs or $t_{EPROG}$. The contents of the RAM buffer is then logically ANDed with the contents of the 8-byte EPROM offset by the starting address.

The starting address can be any integer multiple of eight between 0000 and 007F (hex) such as 0000, 0008, and 0010 (hex).

The WRITE DATA MEMORY command sequence can be terminated at any point by issuing a reset pulse except during the program pulse period $t_{PROG}$.

NOTE

The bq2022A responds with the data from the selected EPROM address sent least significant-bit first. This response should be checked to verify the programmed byte. If the programmed byte is incorrect, then the host must reset the part and begin the write sequence again.

For both of these cases, the decision to continue programming is made entirely by the host, because the bq2022A is not able to determine if the 8-bit CRC calculated by the host agrees with the 8-bit CRC calculated by the bq2022A.

Prior to programming, bits in the 1024-bit EPROM data field appear as logical 1s.
NOTE: Individual bytes of address and data are transmitted LSB first
Write Memory Command? (0Fh)

Selected State

Bus Master Transmits Low Byte Address (LSB First) AD0 to AD7

Bus Master Transmits High Byte Address (LSB First) AD8 to AD15

bq2022A Loads Address Into Address Counter

bq2022A Transmits CRC of Write Command and Address, then Clears CRC Register

bq2022A Receives 8 Bytes of Data and Stores in RAM Buffer

bq2022A Transmits CRC of Previous Received 8 Bytes of Data

N

Code 5Ah Received

Y

Voltage on Data Pin = VPP

N

Contents of RAM buffer AND’ed with contents of data memory offset by address counter and stored in data memory offset by address counter.

programming time required to be at least t_EPROG on data pin

bq2022A Transmits 1 Byte of Data Memory at Address Counter

Y

8th Byte Transmitted

N

bq2022A Waits for Reset (No Further Response)

Figure 9. WRITE MEMORY Command Flow

7.5.7 READ STATUS Command

The READ STATUS command is used to read data from the EPROM status data field. After issuing a SKIP ROM command, the host issues the READ STATUS command, AAh, followed by the address low byte and then the address high byte.
NOTE
An 8-bit CRC of the command byte and address bytes is computed by the bq2022A and read back by the host to confirm that the correct command word and starting address were received.

If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the host issues read time slots and receives data from the bq2022A starting at the supplied address and continuing until the end of the EPROM Status data field is reached. At that point, the host receives an 8-bit CRC that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte through the final factory-programmed byte that contains the 00h value.

This feature is provided because the EPROM status information may change over time making it impossible to program the data once and include an accompanying CRC that is always valid. Therefore, the READ status command supplies an 8-bit CRC that is based on (and always is consistent with) the current data stored in the EPROM status data field.

After the 8-bit CRC is read, the host receives logical 1s from the bq2022A until a reset pulse is issued. The READ STATUS command sequence can be ended at any point by issuing a reset pulse.

<table>
<thead>
<tr>
<th>Initialization and SKIP ROM Command Sequence</th>
<th>READ MEMORY Command AAh</th>
<th>Address Low Byte</th>
<th>Address High Byte</th>
<th>Read and Verify CRC</th>
<th>Read STATUS Memory Until End of STATUS Memory</th>
<th>Read and Verify CRC</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>55h</td>
<td>A0</td>
<td>A7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 10. READ STATUS Command

7.5.8 WRITE STATUS Command

The WRITE STATUS command is used to program the EPROM Status data field after the bq2022A has been issued SKIP ROM command.

The flow chart in Figure 11 illustrates that the host issues the WRITE STATUS command, 55h, followed by the address low byte and then the address high byte the followed by the byte of data to be programmed.

NOTE
Individual bytes of address and data are transmitted LSB first. An 8-bit CRC of the command byte, address bytes, and data byte is computed by the bq2022A and read back by the host to confirm that the correct command word, starting address, and data byte were received.

If the CRC read by the host is incorrect, a reset pulse must be issued and the entire sequence must be repeated. If the CRC received by the host is correct, the program command (5Ah) is issued. After the program command is issued, then the programming voltage, $V_{PP}$ is applied to the DATA pin for period $t_{PROG}$. Prior to programming, the first seven bytes of the EPROM STATUS data field appear as logical 1s. For each bit in the data byte provided by the host that is set to a logical 0, the corresponding bit in the selected byte of the EPROM STATUS data field is programmed to a logical 0 after the programming pulse has been applied at the byte location. The eighth byte of the EPROM STATUS byte data field is factory-programmed to contain 00h.
bq2022A Receives Low Address Byte (LSB First) AD0 to AD7

bq2022A Receives High Address Byte (LSB First) AD8 to AD15

bq2022A Loads Address into Address Counter

bq2022A Receives 1 Byte of Data and Stores in RAM Buffer

bq2022A Transmits CRC of Write Status Command, Address, and Data

bq2022A Calculates and Transmits CRC of Loaded Address and Shifted Data

Contents of RAM buffer AND’ed with contents of data memory as pointed to by address counter. Programming time required to be at least \( t_{EPROG} \) when VPP is applied to the data pin

bq2022A Receiving Data Byte

bq2022A Transmits Data Byte of Status Memory Pointed to by Address Counter

End of Status Memory?

bq2022A Increments Address Counter and Loads New Address into CRC Register

Figure 11. WRITE STATUS Command Flow
After the programming pulse is applied and the data line returns to $V_{PU}$, the host issues eight read time slots to verify that the appropriate bits have been programmed. The bq2022A responds with the data from the selected EPROM STATUS address sent least significant bit first. This response should be checked to verify the programmed byte. If the programmed byte is incorrect, then the host must reset the device and begin the write sequence again. If the bq2022A EPROM data byte programming was successful, the bq2022A automatically increments its address counter to select the next byte in the STATUS MEMORY data field. The least significant byte of the new two-byte address is also loaded into the 8-bit CRC generator as a starting value. The host issues the next byte of data using eight write time slots.

As the bq2022A receives this byte of data into the RAM buffer, it also shifts the data into the CRC generator that has been preloaded with the LSB of the current address and the result is an 8-bit CRC of the new data byte and the LSB of the new address. After supplying the data byte, the host reads this 8-bit CRC from the bq2022A with eight read time slots to confirm that the address incremented properly and the data byte was received correctly. If the CRC is incorrect, a Reset Pulse must be issued and the Write Status command sequence must be restarted. If the CRC is correct, the host issues a programming pulse and the selected byte in memory is programmed.

**NOTE**

The initial write of the WRITE STATUS command, generates an 8-bit CRC value that is the result of shifting the command byte into the CRC generator, followed by the two-address bytes, and finally the data byte. Subsequent writes within this WRITE STATUS command due to the bq2022A automatically incrementing its address counter generates an 8-bit CRC that is the result of loading (not shifting) the LSB of the new (incremented) address into the CRC generator and then shifting in the new data byte.

For both of these cases, the decision to continue programming the EPROM Status registers is made entirely by the host, because the bq2022A is not able to determine if the 8-bit CRC calculated by the host agrees with the 8-bit CRC calculated by the bq2022A. If an incorrect CRC is ignored and a program pulse is applied by the host, incorrect programming could occur within the bq2022A. Also note that the bq2022A always increments its internal address counter after the receipt of the eight read time slots used to confirm the programming of the selected EPROM byte. The decision to continue is again made entirely by the host, therefore if the EPROM data byte does not match the supplied data byte but the master continues with the WRITE STATUS command, incorrect programming could occur within the bq2022A. The WRITE STATUS command sequence can be ended at any point by issuing a reset pulse.

### Table 3. Command Code Summary

<table>
<thead>
<tr>
<th>COMMAND (HEX)</th>
<th>DESCRIPTION</th>
<th>CATEGORY</th>
</tr>
</thead>
<tbody>
<tr>
<td>33h</td>
<td>Read Serialization ROM and CRC</td>
<td>ROM Commands Available in Command Level I</td>
</tr>
<tr>
<td>CCh</td>
<td>Skip Serialization ROM</td>
<td></td>
</tr>
<tr>
<td>F0h</td>
<td>Read Memory/Field CRC</td>
<td>Memory Function Commands Available in Command Level II</td>
</tr>
<tr>
<td>AAh</td>
<td>Read EPROM Status</td>
<td></td>
</tr>
<tr>
<td>C3h</td>
<td>Read Memory/Page CRC</td>
<td></td>
</tr>
<tr>
<td>0Fh</td>
<td>Write Memory</td>
<td></td>
</tr>
<tr>
<td>99h</td>
<td>Programming Profile</td>
<td></td>
</tr>
<tr>
<td>55h</td>
<td>Write EPROM Status</td>
<td></td>
</tr>
<tr>
<td>5Ah</td>
<td>Program Control</td>
<td>Program Command Available Only in WRITE MEMORY and WRITE STATUS Modes</td>
</tr>
</tbody>
</table>

### 7.5.9 PROGRAM PROFILE Byte

The PROGRAM PROFILE byte is read to determine the WRITE MEMORY programming sequence required by a specific manufacturer. After issuing a ROM command, the host issues the PROGRAM PROFILE BYTE command, 99h. Figure 12 shows the bq2022A responds with 55h. This informs the host that the WRITE MEMORY programming sequence is the one described in the WRITE MEMORY Command section of this data sheet.
7.5.10 SDQ Signaling

All SDQ signaling begins with initializing the device, followed by the host driving the bus low to write a 1 or 0, or to begin the start frame for a bit read. Figure 13 shows the initialization timing, whereas Figure 14 and Figure 15 show that the host initiates each bit by driving the DATA bus low for the start period, $t_{WSTRB}$ / $t_{RSTRB}$. After the bit is initiated, either the host continues controlling the bus during a WRITE, or the bq2022A responds during a READ.

7.5.11 RESET and PRESENCE PULSE

If the DATA bus is driven low for more than 120 $\mu$s, the bq2022A may be reset. Figure 13 shows that if the DATA bus is driven low for more than 480 $\mu$s, the bq2022A resets and indicates that it is ready by responding with a PRESENCE PULSE.

7.5.12 WRITE Bit

The WRITE bit timing diagram in Figure 14 shows that the host initiates the transmission by issuing the $t_{WSTRB}$ portion of the bit and then either driving the DATA bus low for a WRITE 0, or releasing the DATA bus for a WRITE 1.
### 7.5.13 READ Bit

The READ bit timing diagram in Figure 15 shows that the host initiates the transmission of the bit by issuing the \( t_{RSTRB} \) portion of the bit. The bq2022A then responds by either driving the DATA bus low to transmit a READ 0 or releasing the DATA bus to transmit a READ 1.

![Figure 15. READ Bit Timing Diagram](image)

### 7.5.14 PROGRAM PULSE

Figure 16. PROGRAM PULSE Timing Diagram

### 7.5.15 IDLE

If the bus is high, the bus is in the IDLE state. Bus transactions can be suspended by leaving the DATA bus in IDLE. Bus transactions can resume at any time from the IDLE state.

### 7.5.16 CRC Generation

The bq2022A has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56 bits of the 64-bit ROM and compare it to the value stored within the bq2022A to determine if the ROM data has been received error-free by the bus master. The equivalent polynomial function of this CRC is: \( X^8 + X^5 + X^4 +1 \).

Under certain conditions, the bq2022A also generates an 8-bit CRC value using the same polynomial function just shown and provides this value to the bus master to validate the transfer of command, address, and data bytes from the bus master to the bq2022A. The bq2022A computes an 8-bit CRC for the command, address, and data bytes received for the WRITE MEMORY and the WRITE STATUS commands and then outputs this value to the bus master to confirm proper transfer. Similarly, the bq2022A computes an 8-bit CRC for the command and address bytes received from the bus master for the READ MEMORY, READ STATUS, and READ DATA/GENERATE 8-BIT CRC commands to confirm that these bytes have been received correctly. The CRC generator on the bq2022A is also used to provide verification of error-free data transfer as each page of data from the 1024-bit EPROM is sent to the bus master during a READ DATA/GENERATE 8-BIT CRC command, and for the eight bytes of information in the status memory field.

In each case where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function previously given and compare the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the bq2022A (for ROM reads) or the 8-bit CRC value computed within the bq2022A. The comparison of CRC values and decision to continue with an operation are determined entirely by the bus master. No circuitry on the bq2022A prevents a command sequence from proceeding if the CRC stored in or calculated by the bq2022A does not match the value generated by the bus master. Proper use of the CRC can result in a communication channel with a high level of integrity.
Figure 17. 8-Bit CRC Generator Circuit ($X^8 + X^5 + X^4 + 1$)
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information
A typical application consists of a microcontroller that is configured to be a SDQ communication host device and the bq2022A being the SDQ slave device. The host and slave have open drain functionality for which a pull-up resistor (typically 10 k\(\Omega\)) is required connected to a pull-up voltage in the range of 2.65 V to 5.5 V.

8.2 Typical Application
No additional capacitance is needed on the SDQ line and may result in a communication failure.

![Figure 18. Typical Application Circuit](image)

8.2.1 Design Requirements

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>EXAMPLE VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pull-up voltage</td>
<td>2.65 V to 5.5 V</td>
</tr>
<tr>
<td>Operating free-air temperature</td>
<td>–20°C to 70°C</td>
</tr>
<tr>
<td>Pull-up resistor</td>
<td>10 k(\Omega)</td>
</tr>
</tbody>
</table>
8.2.2 Detailed Design Procedure

8.2.2.1 Programming Circuit Example

The bq2022A requires a 12-V maximum pulse signal to program the OTP memory. It is necessary to have a programming test setup for production. Figure 19 shows an example of what the circuit could be for such setup. The Programming Module contains the microcontroller that acts as SDQ master and also controls the time of the programming pulse and its width. The 12-V supply is the source for the programming pulse. Only SDQ and VSS signals need to exit the test setup as the Application Circuit containing the bq2022A under test is connected only for programming and verifying data.

The Programming Module typically will connect to a PC using interface such as USB. The diagram in Figure 19 does not include the interface to a PC which can vary depending on the system designer's choice.

Figure 19. bq2022A Programming Circuit Example

8.2.2.2 SDQ Master Best Practices

It may be necessary to “bit-bang” a GPIO on the host system to act as the SDQ master. In this case, some additional error checking should be built into the code used to reset the bq2022A to ensure that the slave is operating as expected on the bus.

Whenever the host sends a reset, the bq2022A responds with a presence pulse. The host should confirm, before the presence pulse, that the bus has been released and returned to a high level, indicating that nothing is holding the bus unexpectedly low. As the minimum $t_{ppd}$ is 15 µs, having the host look for a logic high on the bus 10 µs after releasing the bus at the end of the reset is sufficient to confirm the bus is released for the bq2022A to respond.
8.2.3 Application Curve

![Application Curve Diagram](image)

Figure 20. Supply Current vs. Temperature
9 Power Supply Recommendations

The bq2022A is a low-power device that only needs to be turned on when communicating. The device power comes from the voltage supply that is used for digital I/O in the system. A dedicated VCC pin does not exist in the device for which there is not a requirement of a supply input bypass capacitor. The device obtains its power from the SDQ communication input which can be sustained during normal communication activity.

The ramp time of the SDQ voltage when power is initially applied may be slow due to current limiting from the source. Ramp times greater than 200 µs might cause undesired bouncing of the POR circuit and result in the device not generating a presence pulse. To account for this undesired effect on the device a best practice for the communication master would be to issue a “hard” reset to the device by pulling down the SDQ line for >5 ms and then releasing the SDQ bus before issuing the reset pulse that is approximately 480 µs long.

Figure 21 illustrates the best practice for dealing with initial power on ramps, shown as (1) in the figure, that may be long in duration. The host should issue a “hard” reset, (2), of > 5 ms, which resets the device and generate a presence delay and presence pulse, (3). After that, a “soft” reset of approximately 480 µs can be applied, (4), which also generates a high presence delay and low presence pulse, (5).
10 Layout

10.1 Layout Guidelines

The bq2022A only has one signal (SDQ). Best practice is to route the signal trace directly from the SDQ pin of bq2022A to the external connector of the application system or to host SDQ master device. Signal trace should be shielded properly with a parallel ground plane. If possible use two vias per VSS pin to reach the ground plane Figure 22. If a full ground plane is not available to the bq2022A, then try to connect both VSS pins with a large trace surrounding most of the device and have a trace leaving the VSS pin that is adjacent to SDQ pin so that it follows the SDQ trace back to the SDQ master interface pins Figure 23.

10.2 Layout Example

Figure 22. Board Layout Example with Ground Plane

Figure 23. Board Layout Example without Ground Plane
11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

*bq2022A Evaluation Software User's Guide (SLUU258)*

11.2 Trademarks

SDQ is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

*SLYZ022 — TI Glossary.*

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
# PACKAGE OPTION ADDENDUM

## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>BQ2022ADBZBZR</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-20 to 70</td>
<td>BYCI</td>
<td></td>
</tr>
<tr>
<td>BQ2022ADBZBZRG4</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-20 to 70</td>
<td>BYCI</td>
<td></td>
</tr>
<tr>
<td>BQ2022ALPR</td>
<td>ACTIVE</td>
<td>TO-92</td>
<td>LP</td>
<td>3</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>N / A for Pkg Type</td>
<td>0 to 70</td>
<td>BYE</td>
<td></td>
</tr>
<tr>
<td>HPA01220DBZBZR</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-20 to 70</td>
<td>BYCI</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSCOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

![Reel Dimensions Diagram](Image)

**TAPE DIMENSIONS**

![Tape Dimensions Diagram](Image)

<table>
<thead>
<tr>
<th>A0</th>
<th>Dimension designed to accommodate the component width</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![Quadrant Diagram](Image)

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>BQ2022ADBZR</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>180.0</td>
<td>8.4</td>
<td>3.15</td>
<td>2.77</td>
<td>1.22</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>BQ2022ADDBZR</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>179.0</td>
<td>8.4</td>
<td>3.15</td>
<td>2.95</td>
<td>1.22</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BQ2022ADBZR</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>183.0</td>
<td>183.0</td>
<td>20.0</td>
</tr>
<tr>
<td>BQ2022ADBZB</td>
<td>SOT-23</td>
<td>DBZ</td>
<td>3</td>
<td>3000</td>
<td>203.0</td>
<td>203.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Lead dimensions are not controlled within this area.
4. Reference JEDEC TO-226, variation AA.
5. Shipping method:
   a. Straight lead option available in bulk pack only.
   b. Formed lead option available in tape and reel or ammo pack.
   c. Specific products can be offered in limited combinations of shipping medium and lead options.
   d. Consult product folder for more information on available options.
LP0003A

TO-92 - 5.34 mm max height

FOR FORMED LEAD OPTION PACKAGE
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated