

bg20z40-R1

SLUS993A - DECEMBER 2009-REVISED MARCH 2011

# SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK™ **TECHNOLOGY FOR USE WITH THE bg29330**

Check for Samples: bq20z40-R1

### **FEATURES**

- Next Generation Patented Impedance Track<sup>™</sup> **Technology Accurately Measures Available** Charge in Li-Ion and Li-Polymer Batteries
  - Better Than 1% Error Over the Lifetime of the Battery
- Supports the Smart Battery Specification • **SBS V1.1**
- Flexible Configuration for 2-Series, 3-Series, and 4-Series Cell Li-Ion and Li-Polymer Batteries
- **Powerful 8-Bit RISC CPU With Ultralow Power** Modes
- **Full Array of Programmable Protection** Features
  - Voltage, Current, and Temperature
- **Complies with JEITA Guidelines**
- Added Flexibility to Handle More Complex **Charging Profiles**
- Lifetime Data Logging
- Supports SHA-1 Authentication
- Available in 20-Pin TSSOP (PW) and 32-Pin QFN (RSM) Packages

### APPLICATIONS

- **Notebook PCs**
- **Medical and Test Equipment**
- Portable Instrumentation

### DESCRIPTION

The bq20z40-R1 SBS-compliant gas gauge and protection IC, incorporating patented Impedance Track<sup>™</sup> technology, is designed for battery-pack or in-system installation. The bg20z40-R1 measures and maintains an accurate record of available charge in Li-Ion or Li-Polymer batteries using its integrated peripherals. high-performance analog The bq20z40-R1 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack, and reports the information to the system host controller over a serial-communication bus. It is designed to work with the bq29330 analog front-end (AFE) protection IC to maximize functionality and safety, while minimizing external component count and cost in smart battery circuits.

The Impedance Track™ technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables the remaining capacity to be calculated with discharge rate, temperature, and cell aging, which are all accounted for during each stage of every cycle.

#### PACKAGE TA 20-PIN TSSOP (PW) 20-PIN TSSOP (PW) 32-PIN QFN (RSM) 32-PIN QFN (RSM) Tape & Reel Tape & Reel Tube Tube –40°C to bq20z40-R1PW<sup>(1)</sup> bg20z40-R1PWR<sup>(2)</sup> bg20z40-R1RSM<sup>(1)</sup> bg20z40-R1RSMR<sup>(2)</sup> 85°C

Table 1. AVAILABLE OPTIONS

(1) A single tube quantity is 50 units.

(2)A single reel quantity is 2000 units.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Impedance Track is a trademark of Texas Instruments.

## bq20z40-R1

SLUS993A – DECEMBER 2009 – REVISED MARCH 2011



www.ti.com

#### THERMAL INFORMATION

		bq20z	40-R1	
	THERMAL METRIC <sup>(1)</sup>	TSSOP (PW)	QFN (RSM)	UNITS
		20 PINS	32 PINS	
$\theta_{JA, High K}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	89.5	37.4	
$\theta_{JC (top)}$	Junction-to-case(top) thermal resistance <sup>(3)</sup>	23.4	30.6	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	41.0	7.7	°C AA4
Ψյт	Junction-to-top characterization parameter <sup>(5)</sup>	0.9	0.4	°C/W
Ψјв	Junction-to-board characterization parameter <sup>(6)</sup>	40.5	7.5	
$\theta_{JC \ (bottom)}$	Junction-to-case(bottom) thermal resistance <sup>(7)</sup>	n/a	2.6	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



SLUS993A - DECEMBER 2009-REVISED MARCH 2011


#### www.ti.com

1 Kar


This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### SYSTEM PARTITIONING DIAGRAM







## **TSSOP (PW) PIN FUNCTIONS**

#### **TSSOP (PW) PIN CONFIGURATIONS**

	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0()/	DESCRIPTION
1	XALERT	I	Input from bq29330 XALERT output
2	TS2	I	2 <sup>nd</sup> Thermistor voltage input connection to monitor temperature
3	TS1	I	1 <sup>st</sup> Thermistor voltage input connection to monitor temperature
4	CLKOUT	0	32.768-kHz output for the bq29330. This pin should be directly connected to the AFE.

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power

Copyright © 2009–2011, Texas Instruments Incorporated

bq20z40-R1

SLUS993A - DECEMBER 2009-REVISED MARCH 2011

www.ti.com

Instruments


Texas

#### **TSSOP (PW) PIN CONFIGURATIONS (continued)**

	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0 ( /	DESCRIPTION
5	PRES	I	Active low input to sense system insertion. Typically requires additional ESD protection.
6	PFIN	I	Active low input to detect secondary protector output status, and to allow the bq20z40-R1 to report the status of the 2 <sup>nd</sup> level protection output
7	SAFE	0	Active high output to enforce additional level of safety protection; e.g., fuse blow
8	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z40-R1
9	NC	_	Not used—leave floating
10	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z40-R1
11	SDATA	I/O	Data transfer to and from bq29330
12	SCLK	I/O	Communication clock to the bq29330
13	VSS	—	Connected I/O pin to VSS
14	SRP	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
15	SRN	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
16	MRST	I	Master reset input that forces the device into reset when held low. Must be held high for normal operation
17	VSS	Р	Negative Supply Voltage
18	VCC	Р	Positive Supply Voltage
19	VCELL+	I	Input from bq29330 used to read a scaled value of individual cell voltages
20	VCELL-	I	Input from bq29330 used to read a scaled value of individual cell voltages

## QFN (RSM) PIN FUNCTIONS







## bq20z40-R1

SLUS993A - DECEMBER 2009-REVISED MARCH 2011

#### **QFN (RSM) PIN CONFIGURATIONS**

	PIN	I/O <sup>(1)</sup>	DECODIDITION
NO.	NAME	1/0(**	DESCRIPTION
1	NC	_	Not used—leave floating
2	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z40-R1
3	NC	_	Not used—leave floating
4	NC	_	Not used—leave floating
5	NC	_	Not used—leave floating
6	SDATA	I/O	Data transfer to and from bq29330
7	SCLK	I/O	Communication clock to the bq29330
8	VSS	_	Connected I/O pin to VSS
9	NC	_	Not used—leave floating
10	NC	_	Not used—leave floating
11	SRP	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
12	NC	_	Not used—leave floating
13	SRN	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
14	MRST	I	Master reset input that forces the device into reset when held low. Must be held high for normal operation
15	VSS	Р	Negative Supply Voltage
16	VCC	Р	Positive Supply Voltage
17	NC	—	Not used—leave floating
18	NC	—	Not used—leave floating
19	VCELL+	I	Input from bq29330 used to read a scaled value of individual cell voltages
20	VCELL-	I	Input from bq29330 used to read a scaled value of individual cell voltages
21	NC	—	Not used—leave floating
22	XALERT	I	Input from bq29330 XALERT output
23	TS2	I	Thermistor 2 input
24	TS1	I	Thermistor 1 input
25	CLKOUT	0	32.768-kHz output to the bq29330. This pin should be directly connected to the bq29330 AFE.
26	NC	—	Not used—leave floating
27	NC	—	Not used—leave floating
28	PRES	I	Active low input to sense system insertion. This typically requires additional ESD protection.
29	NC		Not used—leave floating
30	PFIN	I	Active low input to detect secondary protector output status, and to allow the bq20z40-R1 to report the status of the 2 <sup>nd</sup> level protection output
31	SAFE	0	Active high output to enforce additional level of safety protection; e.g., fuse blow
32	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z40-R1

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power

SLUS993A – DECEMBER 2009 – REVISED MARCH 2011

www.ti.com

STRUMENTS

XAS

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	RANGE
$V_{CC}$ relative to $V_{SS}$	Supply voltage range	–0.3 V to 2.75 V
$V_{(IOD)}$ relative to $V_{SS}$	Open-drain I/O pins	–0.3 V to 6 V
V <sub>I</sub> relative to V <sub>SS</sub>	Input voltage range to all other pins	-0.3 V to V <sub>CC</sub> + 0.3 V
T <sub>A</sub>	Operating free-air temperature range	-40°C to 85°C
T <sub>stg</sub>	Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 2.4 V to 2.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.4	2.5	2.6	V
	Operating mode current	No flash programming		400 <sup>(1)</sup>		
I <sub>CC</sub>	Operating mode current	bq20z40-R1 + bq29330		475		μA
	Low nower storage mode surrent	Sleep mode		8 <sup>(1)</sup>		
I <sub>(SLP)</sub>	Low-power storage mode current	bq20z40-R1 + bq29330		51		μA
	Shutdown Mode Current	Shutdown mode		0.1 <sup>(1)</sup>		
I <sub>(SD)</sub>	Shuldown mode Current	bq20z40-R1 + bq29330		0.2		μA
V <sub>OL</sub>	Output voltage low SMBC, SMBD, SDATA, SCLK, SAFE	I <sub>OL</sub> = 0.5 mA			0.4	V
V <sub>OH</sub>	Output high voltage, SMBC, SMBD, SDATA, SCLK, SAFE	$I_{OH} = -1 \text{ mA}$	V <sub>CC</sub> –0.5			V
V <sub>IL</sub>	Input voltage low <u>SMB</u> C, SMBD, SDATA, SCLK, XALERT, PRES, PFIN		-0.3		0.8	V
V <sub>IH</sub>	Input voltage high SMBC, SMBD, SDATA, SCLK, XALERT, PRES, PFIN		2		6	V
C <sub>IN</sub>	Input capacitance			5		pF
V <sub>(AI1)</sub>	Input voltage range VCELL+, VCELL–,TS1, TS2		-0.2		0.8 × V <sub>CC</sub>	V
V <sub>(AI2)</sub>	Input voltage range SRN, SRP		-0.20		0.20	v
Z <sub>(AI2)</sub>	Input impedance VCELL+, VCELL-, TS1, TS2	0 V–1 V	8			MΩ
Z <sub>(AI1)</sub>	Input impedance SRN, SRP	0 V–1 V	2.5			MΩ


(1) This value does not include the bq29330.

#### **POWER-ON RESET**

 $V_{CC}$  = 2.4 V to 2.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT-}$	Negative-going voltage input		1.7	1.8	1.9	V
V <sub>HYS</sub>	Power-on reset hysteresis		50	125	200	mV

SLUS993A – DECEMBER 2009 – REVISED MARCH 2011



## INTEGRATING ADC (Coulomb Counter) CHARACTERISTICS

 $V_{CC}$  = 2.4 V to 2.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(SR)</sub>	Input voltage range, $V_{(SRN)}$ and $V_{(SRP)}$	$V_{(SR)} = V(SRN) - V(SRP)$	-0.2		0.2	V
V <sub>(SROS)</sub>	Input offset			10		μV
INL	Integral nonlinearity error			0.007 %	0.034 %	

## OSCILLATOR

 $V_{CC}$  = 2.4 V to 2.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH FREQUENCY OSCILLATOR					
f <sub>(OSC)</sub> Operating Frequency				4.194	MHz
f		-3%	0.25%	3%	
f <sub>(EIO)</sub> Frequency Error <sup>(1)</sup> <sup>(2)</sup>	$T_A = 20^{\circ}C$ to $70^{\circ}C$	-2%	0.25%	2%	
t <sub>(SXO)</sub> Start-up Time <sup>(3)</sup>			2.5	5	ms
LOW FREQUENCY OSCILLATOR					
f <sub>(LOSC)</sub> Operating Frequency		32.7	768		KHz
$f$ $\Gamma_{recruption} = \Gamma_{recrupt}(2)$ (4)		-2.5%	0.25%	2.5%	
f <sub>(LEIO)</sub> Frequency Error <sup>(2) (4)</sup>	$T_A = 20^{\circ}C$ to $70^{\circ}C$	-1.5%	0.25%	1.5%	
t <sub>(LSXO)</sub> Start-up time <sup>(5)</sup>				500	μs

(1) The frequency error is measured from 4.194 MHz.

(2) The frequency drift is included and measured from the trimmed frequency at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

(3) The start-up time is defined as the time it takes for the oscillator output frequency to be within 1 % of the specified frequency.

(4) The frequency error is measured from 32.768 kHz.

(5) The start-up time is defined as the time it takes for the oscillator output frequency to be  $\pm$  3%.

## bq20z40-R1

SLUS993A – DECEMBER 2009 – REVISED MARCH 2011

www.ti.com

ISTRUMENTS

**EXAS** 

## DATA FLASH MEMORY CHARACTERISTICS

 $V_{CC} = 2.4$  V to 2.6 V,  $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DR</sub>	Data retention	See <sup>(1)</sup>	10			Years
	Flash programming write-cycles	See <sup>(1)</sup>	20,000			Cycles
t <sub>(WORDPROG)</sub>	Word programming time	See <sup>(1)</sup>			2	ms
I(DDdPROG)	Flash-write supply current	See <sup>(1)</sup>		5	10	mA

(1) Specified by design. Not production tested.

### **SMBus TIMING SPECIFICATIONS**

 $V_{CC}$  = 2.4 V to 2.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SMB</sub>	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	
f <sub>MAS</sub>	SMBus master clock frequency	Master mode, no clock low slave extend		51.2		kHz
t <sub>BUF</sub>	Bus free time between start and stop		4.7			
t <sub>HD:STA</sub>	Hold time after (repeated) start		4			
t <sub>SU:STA</sub>	Repeated start setup time	•				μs
t <sub>SU:STO</sub>	Stop setup time		4			
	Data hald time	Receive mode	0			
t <sub>HD:DAT</sub>	Data hold time	Transmit mode				ns
t <sub>SU:DAT</sub>	Data setup time		250			
t <sub>TIMEOUT</sub>	Error signal/detect	See <sup>(1)</sup>	25		35	ms
t <sub>LOW</sub>	Clock low period		4.7			
t <sub>HIGH</sub>	Clock high period	See <sup>(2)</sup>	4		50	μs
t <sub>LOW:SEXT</sub>	Cumulative clock low slave extend time	See <sup>(3)</sup>			25	
t <sub>LOW:MEXT</sub>	Cumulative clock low master extend time	See <sup>(4)</sup>			10	ms
t <sub>F</sub>	Clock/data fall time	(V <sub>IL</sub> MAX – 0.15 V) to (V <sub>IH</sub> MIN + 0.15 V)			300	
t <sub>R</sub>	Clock/data rise time	0.9 V <sub>CC</sub> to (V <sub>IL</sub> MAX – 0.15 V)			1000	ns


(1)

The bq20z40-R1 times out when any clock low exceeds  $t_{TIMEOUT}$ .  $t_{HIGH:MAX}$  is minimum bus idle time. SMBC = 1 for t > 50 µs causes reset of any transaction involving the bq20z40-R1 that is in progress.  $t_{LOW:SEXT}$  is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (2)

(3)

tLOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. (4)









## FEATURE SET

### Primary (1st Level) Safety Features

The bq20z40-R1 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- Charge and discharge overcurrent
- Short Circuit
- Charge and discharge overtemperature with independent alarms and thresholds for each thermistor
- AFE Watchdog

#### Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z40-R1 can be used to indicate more serious faults via the SAFE (pin 7). This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- Safety undervoltage
- Safety overcurrent in charge and discharge
- · Safety overtemperature in charge and discharge with independent alarms and thresholds for each thermistor
- Charge FET and 0 Volt Charge FET fault
- Discharge FET fault
- Cell imbalance detection (active and at rest)
- Open thermistor detection
- AFE communication fault

#### **Charge Control Features**

The bq20z40-R1 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range.
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two sub-ranges and allows for varying the charging current according to the cell voltage.
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track<sup>™</sup> and can reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

#### Gas Gauging

The bq20z40-R1 uses the Impedance Track Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm application note (SLUA364) for further details.



SLUS993A - DECEMBER 2009-REVISED MARCH 2011

#### www.ti.com

#### Lifetime Data Logging Features

The bq20z40-R1 offers lifetime data logging, where important measurements are stored for warranty and analysis purposes. The data monitored include:

- Lifetime maximum temperature
- Lifetime minimum temperature
- Lifetime maximum battery cell voltage
- · Lifetime minimum battery cell voltage
- Lifetime maximum battery pack voltage
- Lifetime minimum battery pack voltage
- Lifetime maximum charge current
- Lifetime maximum discharge current
- Lifetime maximum charge power
- Lifetime maximum discharge power
- · Lifetime maximum average discharge current
- Lifetime maximum average discharge power
- Lifetime average temperature

#### Authentication

The bq20z40-R1 supports authentication by the host using SHA-1.

#### Power Modes

The bq20z40-R1 supports three power modes to reduce power consumption:

- In Normal Mode, the bq20z40-R1 performs measurements, calculations, protection decisions and data updates in 1-s intervals. Between these intervals, the bq20z40-R1 is in a reduced power stage.
- In Sleep Mode, the bq20z40-R1 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq20z40-R1 is in a reduced power stage. The bq20z40-R1 has a wake function that enables exit from Sleep mode when current flow or failure is detected.
- In Shutdown Mode, the bq20z40-R1 is completely disabled.

#### CONFIGURATION

#### **Oscillator Function**

The bq20z40-R1 fully integrates the system and processor oscillators and, therefore, requires no pins or components for this feature.

#### System Present Operation

The bq20z40-R1 periodically verifies the PRES pin and detects that the battery is present in the system via a low state on a PRES input. When this occurs, bq20z40-R1 enters normal operating mode. When the pack is removed from the system and the PRES input is high, the bq20z40-R1 enters the battery-removed state, disabling the charge, discharge, and ZVCHG FETs. The PRES input is ignored and can be left floating when non-removal mode is set in the data flash.

#### BATTERY PARAMETER MEASUREMENTS

The bq20z40-R1 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

## bq20z40-R1

SLUS993A – DECEMBER 2009 – REVISED MARCH 2011



#### Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN pins. The integrating ADC measures bipolar signals from –0.25 V to 0.25 V. The bq20z40-R1 detects charge activity when  $V_{SR} = V_{(SRP)} - V_{(SRN)}$  is positive, and discharge activity when  $V_{SR} = V_{(SRP)} - V_{(SRN)}$  is negative. The bq20z40-R1 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

#### Voltage

The bq20z40-R1 updates the individual series cell voltages through the bq29330 at 1-s intervals. The bq20z40-R1 configures the bq29330 to connect the selected cell, cell offset, or bq29330 VREF to the CELL pin of the bq29330, which is required to be connected to VIN of the bq20z40-R1. The internal ADC of the bq20z40-R1 measures the voltage, scales it, and calibrates itself appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas-gauging.

#### Current

The bq20z40-R1 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5 m $\Omega$  to 20 m $\Omega$  typ. sense resistor.

#### Wake Function

The bq20z40-R1 can exit sleep mode, if enabled, by the presence of a programmable level of current signal across SRP and SRN.

#### Auto Calibration

The bq20z40-R1 provides an auto-calibration feature to cancel the voltage offset error across SRP and SRN for maximum charge measurement accuracy. The bq20z40-R1 performs auto-calibration when the SMBus lines stay low continuously for a minimum of a programmable amount of time.

#### Temperature

The bq20z40-R1 has an internal temperature sensor and inputs for two external temperature sensors, TS1 and TS2, used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z40-R1 can be configured to use one internal or up to two external temperature sensors.

#### COMMUNICATIONS

The bq20z40-R1 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

#### SMBus On and Off State

The bq20z40-R1 detects an SMBus off state when SMBC and SMBD are logic-low for  $\geq$  2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.



### **SBS Commands**

#### Table 2. SBS COMMANDS

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x00	R/W	ManufacturerAccess	hex	2	0x0000	Oxffff	_	
0x01	R/W	RemainingCapacityAlarm	unsigned int	2	0	65535	300	mAh or 10 mWh
0x02	R/W	RemainingTimeAlarm	unsigned int	2	0	65535	10	min
0x03	R/W	BatteryMode	hex	2	0x0000	0xe383	—	
0x04	R/W	AtRate	signed int	2	-32768	32767	—	mA or 10 mW
0x05	R	AtRateTimeToFull	unsigned int	2	0	65534	—	min
0x06	R	AtRateTimeToEmpty	unsigned int	2	0	65534	—	min
0x07	R	AtRateOK	unsigned int	2	0	65535	—	
0x08	R	Temperature	unsigned int	2	0	65535	—	0.1°K
0x09	R	Voltage	unsigned int	2	0	65535	_	mV
0x0a	R	Current	signed int	2	-32768	32767	_	mA
0x0b	R	AverageCurrent	signed int	2	-32768	32767	_	mA
0x0c	R	MaxError	unsigned int	1	0	100	_	%
0x0d	R	RelativeStateOfCharge	unsigned int	1	0	100	_	%
0x0e	R	AbsoluteStateOfCharge	unsigned int	1	0	100+	_	%
0x0f	R/W	RemainingCapacity	unsigned int	2	0	65535	-	mAh or 10 mWh
0x10	R	FullChargeCapacity	unsigned int	2	0	65535	_	mAh or 10 mWh
0x11	R	RunTimeToEmpty	unsigned int	2	0	65534	<b>—</b>	min
0x12	R	AverageTimeToEmpty	unsigned int	2	0	65534	_	min
0x13	R	AverageTimeToFull	unsigned int	2	0	65534	_	min
0x14	R	ChargingCurrent	unsigned int	2	0	65534	_	mA
0x15	R	ChargingVoltage	unsigned int	2	0	65534	_	mV
0x16	R	BatteryStatus	hex	2	0x0000	0xdbff	<b>—</b>	
0x17	R/W	CycleCount	unsigned int	2	0	65535	_	
0x18	R/W	DesignCapacity	unsigned int	2	0	65535	4400	mAh or 10 mWh
0x19	R/W	DesignVoltage	unsigned int	2	0	65535	14400	mV
0x1a	R/W	SpecificationInfo	hex	2	0x0000	Oxffff	0x0031	
0x1b	R/W	ManufactureDate	unsigned int	2	_	_	01-Jan-1980	_
0x1c	R/W	SerialNumber	hex	2	0x0000	Oxffff	0x0001	
0x20	R/W	ManufacturerName	String	20+1	_	_	Texas Inst.	_
0x21	R/W	DeviceName	String	20+1	_	_	bq20z40-R1	_
0x22	R/W	DeviceChemistry	String	4+1	_	_	LION	_
0x23	R/W	ManufacturerData	String	14+1	_	_		_
0x2f	R/W	Authenticate	String	20+1	_	_		_
0x3c	R	CellVoltage4	unsigned int	2	0	65535		mV
0x3d	R	CellVoltage3	unsigned int	2	0	65535	_	mV
0x3e	R	CellVoltage2	unsigned int	2	0	65535		mV
0x3f	R	CellVoltage1	unsigned int	2	0	65535	_	mV



SLUS993A - DECEMBER 2009-REVISED MARCH 2011




www.ti.com

#### Table 3. EXTENDED SBS COMMANDS

SBS Cmd Mode		Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x45	R	AFEData	String	11+1	—	—	_	—
0x46	R/W	FETControl	hex	2	0x00	Oxff	_	_
0x4f	R	StateOfHealth	hex	2	0x0000	Oxffff	_	%
0x51	R	SafetyStatus	hex	2	0x0000	Oxffff	_	_
0x53	R	PFStatus	hex	2	0x0000	Oxffff	_	_
0x54	R	OperationStatus	hex	2	0x0000	Oxffff	_	—
0x55	R	ChargingStatus	hex	2	0x0000	Oxffff	_	_
0x57	R	ResetData	hex	2	0x0000	Oxffff	_	_
0x58	R	WDResetData	unsigned int	2	0	65535	_	_
0x5a	R	PackVoltage	unsigned int	2	0	65535	_	mV
0x5d	R	AverageVoltage	unsigned int	2	0	65535	_	mV
0x5e	R	TS1Temperature	integer	2	-400	1200	_	0.1°C
0x5f	R	TS2Temperature	integer	2	-400	1200	_	0.1°C
0x60	R/W	UnSealKey	hex	4	0x0000000	Oxffffffff	_	—
0x61	R/W	FullAccessKey	hex	4	0x0000000	Oxffffffff	_	—
0x62	R/W	PFKey	hex	4	0x0000000	Oxffffffff	_	—
0x63	R/W	AuthenKey3	hex	4	0x0000000	Oxfffffff	_	_
0x64	R/W	AuthenKey2	hex	4	0x0000000	Oxfffffff	_	_
0x65	R/W	AuthenKey1	hex	4	0x0000000	Oxffffffff	_	—
0x66	R/W	AuthenKey0	hex	4	0x0000000	Oxffffffff	_	—
0x69	R	SafetyStatus2	hex	2	0x0000	0x0003	_	—
0x6b	R	PFStatus2	hex	2	0x0000	0x0003	_	_
0x6c	R/W	ManufBlock1	String	20	_	_	_	—
0x6d	R/W	ManufBlock2	String	20	_	_	_	—
0x6e	R/W	ManufBlock3	String	20	_	_	_	—
0x6f	R/W	ManufBlock4	String	20	_	_	_	—
0x70	R/W	ManufacturerInfo	String	31+1	_	_	_	_
0x71	R/W	SenseResistor	unsigned int	2	0	65535	_	μΩ
0x72	R	TempRange	hex	2	_	_	_	—
0x73	R	LifetimeData	String	32+1	_	_	_	—
0x77	R/W	DataFlashSubClassID	hex	2	0x0000	Oxffff	_	—
0x78	R/W	DataFlashSubClassPage1	hex	32	_	_	_	—
0x79	R/W	DataFlashSubClassPage2	hex	32	_	_	_	—
0x7a	R/W	DataFlashSubClassPage3	hex	32	—	—	_	—
0x7b	R/W	DataFlashSubClassPage4	hex	32	_	_	_	—
0x7c	R/W	DataFlashSubClassPage5	hex	32	_	_	_	—
0x7d	R/W	DataFlashSubClassPage6	hex	32	_	_	_	—
0x7e	R/W	DataFlashSubClassPage7	hex	32	_	_	_	—
0x7f	R/W	DataFlashSubClassPage8	hex	32	_	_	_	_



### **APPLICATION SCHEMATIC**





bq20z40-R1

SLUS993A – DECEMBER 2009 – REVISED MARCH 2011

**REVISION HISTORY** 

Cł	nanges from Original (December 2009) to Revision A P	age
•	Added the 32-pin QFN (RSM) package	1
•	Added Shutdown Mode Current to the Electrical Characteristics Table	6



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ20Z40PW-R1	NRND	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	20Z40	
BQ20Z40PWR-R1	NRND	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	20Z40	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
BQ20Z40PW-R1	PW	TSSOP	20	70	530	10.2	3600	3.5

## **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated