







BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, BQ24168 SLUSAO0H - NOVEMBER 2011 - REVISED JULY 2022

BQ2416xx 2.5-A, Dual-Input, Single-Cell Switched-Mode Li-Ion Battery Charger with Power Path Management and I<sup>2</sup>C Interface

# 1 Features

- High-efficiency switched-mode charger with separate power path control
  - Instantly start up system from a deeply discharged battery or no battery
- Compatible with MaxLife<sup>™</sup> technology for faster charging when used in conjunction with BQ27530
- Dual input, integrated FET charger for up to 2.5-A charging
  - 20-V input rating, with overvoltage protection (OVP)
    - 6.5 V for USB input up to 1.5 A
    - 10.5 V for IN input (BQ24160, BQ24160A, ٠ BQ24161, BQ24163) up to 2.5 A
    - 6.5 V for IN input (BQ24168) up to 2.5 A
- Safe and accurate battery management functions
  - 1% battery regulation accuracy
  - 10% charge current accuracy
- Charge parameters programmed using I<sup>2</sup>C interface
- Voltage-based, NTC monitoring input
  - JEITA compatible (BQ24160, BQ24160A, BQ24161B, BQ24163, BQ24168)
- Available in small 2.8-mm × 2.8-mm 49-ball WCSP or 4-mm × 4-mm VQFN-24 packages

# 2 Applications

- Handheld products
- Portable media players
- Portable equipment
- Netbook and portable internet devices

# **3 Description**


The BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, and BQ24168 are highly integrated singlecell Li-ion battery charger and system power path management devices targeted for space-limited, portable applications with high-capacity batteries. The single-cell charger has dual inputs which allow operation from either a USB port or a higher-power input supply (that is, AC adapter or wireless charging input) for a versatile solution. The two inputs are fully isolated from each other and are easily selectable using the I<sup>2</sup>C interface.

The power path management feature allows the BQ2416xx to power the system from a highefficiency DC-DC converter while simultaneously and independently charging the battery. The power path management architecture enables the system to run with a defective or absent battery pack and enables instant system turnon even with a totally discharged battery or no battery.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)	
PO2416vy	VQFN (24)	4.00 mm × 4.00 mm	
BQ2416xx	DSBGA (49)	2.80 mm × 2.80 mm	

For all available packages, see the orderable addendum at (1) the end of the data sheet.



#### **Application Schematic**





# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Device Comparison Table	4
6 Pin Configuration and Functions	4
7 Specifications	
7.1 Absolute Maximum Ratings	7
7.2 Handling Ratings	7
7.3 Recommended Operating Conditions	7
7.4 Thermal Information	
7.5 Electrical Characteristics	<mark>8</mark>
7.6 Typical Characteristics	11
8 Detailed Description	13
8.1 Overview	13
8.2 Functional Block Diagram	
8.3 Feature Description	15
8.4 Device Functional Modes	

8.5 Programming	. 27
8.6 Register Maps	
9 Application and Implementation	. 34
9.1 Application Information	. 34
9.2 Typical Application	
10 Power Supply Recommendations	38
10.1 Requirements for SYS Output	. 38
10.2 Requirements for Charging	38
11 Layout	. 39
11.1 Layout Guidelines	. 39
11.2 Layout Example	. 40
12 Device and Documentation Support	41
12.1 Device Support	. 41
12.2 Receiving Notification of Documentation Updates	41
12.3 Support Resources	.41
12.4 Trademarks	.41
12.5 Electrostatic Discharge Caution	41
12.6 Glossary	41

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision G (November 2015) to Revision H (July 2022)	Page
•	Changed I <sub>TERM</sub> specification	8
С	hanges from Revision F (July 2014) to Revision G (November 2015)	Page
•	Deleted hyperlink to unpublished application note SLUA727	26
С	hanges from Revision E (November 2013) to Revision F (January 2014)	Page
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section Changed the Ordering Information table to the Device Comparison Table Changed to V <sub>BAD_SOURCE</sub> include values for "During Bad Source Detection" Changed the Functional Block Diagram. Changed the device numbers above D+/D- and PSEL Changed the PWM Controller in Charge Mode section to include the soft-start function Changed the Battery Charging Process section. New text added starting with "The BQ2416xx monitors charging current" Changed the Input Source Connected section Added the Reverse Boost (Boost Back) Prevention Circuit section	4 14 15 s the 16 17 19
С	hanges from Revision D (November 2012) to Revision E (November 2013)	Page
•	Added Feature: Compatible with MaxLife Technology for Faster Charging When Used in Conjunction v BQ27530 Changed From: QFN-24 Package To: VQFN-24 Package throughout the data sheet	1
С	hanges from Revision C (October 2012) to Revision D (November 2012)	Page
•	Changed the Ordering Information table to include the WSCP package for BQ24161BRGR and BQ24161BYFF.	4



Changes from Revision B (September 2012) to Revision C (October 2012)	Page
Changed the Ordering Information table to include BQ24160A	4
Changes from Revision A (March 2012) to Revision B (September 2012)	Page
Changed the Ordering Information table to include BQ24161B.	4
• Changed text From: "battery FET (Q6)" To: "battery FET (Q4)" in the Battery Only Connected see	
<ul> <li>Changed From: V<sub>WARM</sub> &lt; V<sub>TS</sub> &lt; V<sub>HOT</sub> To: V<sub>WARM</sub> &gt; V<sub>TS</sub> &gt; V<sub>HOT</sub>, and Changed From: V<sub>COLD</sub> &lt; V<sub>TS</sub></li> </ul>	
V <sub>COLD</sub> > V <sub>TS</sub> > V <sub>COOL</sub> in the External NTC Monitoring (TS) section	
Changed Figure 11-1	
Changes from Revision * (November 2011) to Revision A (March 2012)	Page
Changed the USB Pin numbers in the YFF pachkage for bq24160/3 From: A5-A6 To: A5-A7	4
Changed V <sub>BATREG</sub> - Voltage regulation accuracy	8
Changed Figure 9-1	



# **5** Device Comparison Table

PART NUMBER <sup>(1)</sup> (2)	USB OVP	IN OVP	USB DETECTION	TIMERS (Safety and Watchdog)	NTC MONITORING	V <sub>BATSHRT</sub> / I <sub>BATSHRT</sub>	V <sub>MINSYS</sub>
BQ24160	6.5V	10.5V	D+/D-	Yes	JEITA	3.0V 50mA	3.5V
BQ24160A	6.5V	10.5V	D+/D-	No	JEITA	3.0V 50mA	3.5V
BQ24161	6.5V	10.5V	PSEL (0=1.5A, 1=100mA)	Yes	Standard	2.0V 50mA	3.5V
BQ24161B	6.5V	10.5V	PSEL (0=1.5A, 1=500mA)	Yes	JEITA	3.0V 50mA	3.5V
BQ24163	6.5V	10.5V	D+/D-	Yes	JEITA	2.0V 50mA	3.2V
BQ24168	6.5V	6.5V	PSEL (0=1.5A, 1=100mA)	No	JEITA	2.0V 50mA	3.5V

(1) Each of the above are available in as YFF and RGE packages with the following options:

R - tabed and reeled in quantities of 3,000 devices per reel.

T - taped and reeled in quantities of 250 devices per reel.

(2) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

# **6** Pin Configuration and Functions





Figure 6-1. RGE Package VQFN 24 Pins Top View





### Figure 6-2. YFF Package WCSP 49 Pins Top View

#### Table 6-1. Pin Functions

PIN									
NAME	NO BQ24		NO. BQ24161, 1B, 8		1/0	DESCRIPTION			
	YFF	RGE	YFF	RGE		<b>Battony Connection</b> – Connect to the positive terminal of the battony Additionally bypass BAT			
BAT	G1-G4	11, 12	G1-G4	11, 12	1/0	<b>Battery Connection –</b> Connect to the positive terminal of the battery. Additionally, bypass BAT to GND with at least a $1-\mu$ F capacitor.			
BGATE	F5	10	F5	10	0	External Discharge MOSFET Gate Connection – BGATE drives an external P-Channel MOSFET to provide a very low-resistance discharge path. Connect BGATE to the gate of the external MOSFET. BGATE is low during high impedance mode and when no input is connected.			
BOOT	E7	19	E7	19	I	<b>High Side MOSFET Gate Driver Supply –</b> Connect a 0.01-µF ceramic capacitor (voltage rating > 10 V) from BOOT to SW to supply the gate drive for the high side MOSFETs.			
CD	E4	24	E4	24	I	IC Hardware Chip Disable Input – Drive CD high to place the BQ2416xx in high-z mode. Drive CD low for normal operation. Do not leave CD unconnected.			
D+	E2	2	_	—	I	D+ and D– Connections for USB Input Adapter Detection – When a charge cycle is initiated by the USB input, and a short is detected between D+ and D–, the USB input current limit is set to 1.5 A. If a short is not detected, the USB100 mode is selected. The D+/D– detection has no effect on the IN input.			
D-	E3	1	_	—	I				
DRV	F7	6	F7	6	0	<b>Gate Drive Supply</b> – DRV is the bias supply for the gate drive of the internal MOSFETs. Bypass DRV to PGND with a 1- $\mu$ F ceramic capacitor. DRV may be used to drive external loads up to 10 mA. DRV is active whenever the input is connected and V <sub>SUPPLY</sub> > V <sub>UVLO</sub> and V <sub>SUPPLY</sub> > (V <sub>BAT</sub> + V <sub>SLP</sub> )			
IN	A1- A4	21	A1- A4	21	I	<b>Input power supply –</b> IN is connected to the external DC supply (AC adapter or alternate power source). Bypass IN to PGND with at least a 1-µF ceramic capacitor.			
INT	F6	7	F6	7	0	Status Output – INT is an open-drain output that signals charging status and fault interrupts. INT pulls low during charging. INT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 128- $\mu$ s pulse is sent out as an interrupt for the host. INT is enabled/disabled using the EN_STAT bit in the control register. Connect INT to a logic rail through a 100- $k\Omega$ resistor to communicate with the host processor.			
PGND	D1-D7, E1, G7	5, 15, 16, 17	D1-D7, E1, G7	5, 15, 16, 17	—	<b>Ground terminal –</b> Connect to the thermal pad (for VQFN only) and the ground plane of the circuit.			



#### Table 6-1. Pin Functions (continued)

		PIN							
NAME	NO. NO. BQ24160, 3 BQ24161, 1B, 8		1/0	DESCRIPTION					
	YFF	RGE	YFF	RGE	]				
PMIDI	B1-B4	20	B1-B4	20	0	Reverse Blocking MOSFET and High Side MOSFET Connection Point for High Power Input – Bypass PMIDI to GND with at least a $4.7$ - $\mu$ F ceramic capacitor. Use caution when connecting an external load to PMIDI. The PMIDI output is not current limited. Any short on PMIDI will damage the IC.			
PMIDU	B5-B7	23	B5-B7	23	0	<b>Reverse Blocking MOSFET and High Side MOSFET Connection Point for USB Input –</b> Bypass PMIDU to GND with at least a 4.7-μF ceramic capacitor. Use caution when connecting an external load to PMIDU. The PMIDU output is not current limited. Any short on PMIDU will damage the IC.			
PSEL	_	_	E2	2		USB Source Detection Input – Drive PSEL high to indicate that a USB source is connected to the USB input. When PSEL is high, the IC starts up with a 100 mA (BQ24161/8) or 500 mA (BQ24161B) input current limit for USB. Drive PSEL low to indicate that an AC Adapter is connected to the USB input. When PSEL is low, the IC starts up with a 1.5 A input current limit for USB. PSEL has no effect on the IN input. Do not leave PSEL unconnected.			
SCL	E6	3	E6	3	I	I <sup>2</sup> C Interface Clock – Connect SCL to the logic rail through a 10-kΩ resistor.			
SDA	E5	4	E5	4	I/O	<b>I<sup>2</sup>C Interface Data –</b> Connect SDA to the logic rail through a 10-kΩ resistor.			
STAT	G6	8	G6	8	0				
SW	C1-C7	18	C1-C7	18	0	Inductor Connection – Connect to the switched side of the external inductor.			
SYS	F1-F4	13, 14	F1-F4	13,14	I	System Voltage Sense and Charger FET Connection – Connect SYS to the system output at the output bulk capacitors. Bypass SYS locally with at least 10 µF. A 47-µF bypass capacitor is recommended for optimal transient response.			
TS	G5	9	G5	9	I	<b>Battery Pack NTC Monitor</b> – Connect TS to the center tap of a resistor divider from DRV to GND. The NTC is connected from TS to GND. The TS function provides 4 thresholds for JEITA compatibility (160, 161B, 163, 168 only). TS faults are reported by the I <sup>2</sup> C interface. See the <i>NTC Monitor</i> section for more details on operation and selecting the resistor values. Connect TS to DRV to disable the TS function.			
USB	A5-A7	22	A5-A7	22	I	<b>USB Input Power Supply –</b> USB is connected to the external DC supply (AC adapter or USB port). Bypass USB to PGND with at least a 1-µF ceramic capacitor.			
Thermal Pad	_	Pad	_	Pad	_	There is an internal electrical connection between the exposed thermal pad and the PGND pin of the device. The thermal pad must be connected to the same potential as the PGND pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. PGND pin must be connected to ground at all times.			



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	IN, USB	-2	20	V
Pin voltage range (with	PMIDI, PMIDU, BOOT	-0.3	20	V
respect to VSS)	SW	-0.7	12	V
	SDA, SCL, SYS, BAT, STAT, BGATE, DRV, TS, D+, D–, INT, PSEL, CD	-0.3	7	V
BOOT to SW		-0.3	7	V
Output current (continuous)	SW	4.5		А
	SYS, BAT	3.5		А
Input current (continuous)	IN	2.75		А
	USB	1.75		А
Output sink ourrent	STAT	10		mA
Output sink current	INT	1		mA
Operating free-air temperature	e range	-40	85	°C
Junction temperature, T <sub>J</sub>		-40	125	°C
Lead temperature (soldering,	10 s)	300		°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		2	kV
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	IN voltage range	4.2	18	
V <sub>IN</sub>	IN operating voltage range (BQ24160/1/3)	4.2	10	V
	IN operating voltage range (BQ24168)	4.2	6	
V	USB voltage range	4.2	18	V
V <sub>USB</sub>	USB operating range	4.2	6	v
I <sub>IN</sub>	Input current, IN input		2.5	А
I <sub>USB</sub>	Input current USB input		1.5	А
I <sub>SYS</sub>	Output Current from SW, DC		3	А
1	Charging		2.5	А
IBAT	Discharging, using internal battery FET		2.5	А
TJ	Operating junction temperature range	0	125	°C

## 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	BC	BQ2416xx           49 PINS (YFF)         24 PINS (RGE)			
		49 PINS (YFF)				
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	49.8	32.6	°C/W		
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	0.2	30.5	°C/W		
θ <sub>JB</sub>	Junction-to-board thermal resistance	1.1	3.3	°C/W		
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.1	0.4	°C/W		
Ψјв	Junction-to-board characterization parameter	6.6	9.3	°C/W		
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	n/a	2.6	°C/W		

(1) For more information about traditional and new thermal metrics, see The IC Package Thermal Metrics Application Report.

# 7.5 Electrical Characteristics

Circuit of Figure 9-1,  $V_{SUPPLY} = V_{USB}$  or  $V_{IN}$  (whichever is supplying the IC),  $V_{UVLO} < V_{SUPPLY} < V_{OVP}$  and  $V_{SUPPLY} > V_{BAT} + V_{SLP}$ ,  $T_J = -40^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

VBAI · VSL	PARAMETER	TEST CONDIT	MIN	TYP	МАХ	UNIT	
INPUT CURF	RENTS						
ISUPPLY	Supply current for control (V <sub>IN</sub> or V <sub>USB</sub> )	$V_{UVLO} < V_{SUPPLY} < V_{OVP}$ and $V_{SUPPLY} > V_{BAT} + V_{SLP}$	PWM switching PWM NOT switching		15	5	mA
SUPPLI		0°C < T <sub>J</sub> < 85°C, High-Z Mode	, thirter stitlening			175	μA
BATLEAK	Leakage current from BAT to the Supply	0°C < T <sub>J</sub> < 85°C, V <sub>BAT</sub> = 4.2V, V <sub>USI</sub>	<sub>B</sub> = V <sub>IN</sub> = 0V			5	μΑ
I <sub>BAT_HIZ</sub>	Battery discharge current in High Impedance mode, (BAT, SW, SYS)	0°C< T <sub>J</sub> < 85°C, V <sub>BAT</sub> = 4.2V, V <sub>SUP</sub> SCL, SDA = 0 V or 1.8V, High-Z M			55	μΑ	
POWER-PAT	H MANAGEMENT			-			
		Charge England V (	BQ24160, 1, 1B, 8	3.60	3.7	3.82	
V <sub>SYS(REG)</sub>	System regulation voltage	Charge Enabled, V <sub>BAT</sub> < V <sub>MINSYS</sub>	BQ24163	3.3	3.4	3.5	V
010(RE0)	, , , , , , , , , , , , , , , , , , , ,	Battery FET turned off (Charge Dis Charging Terminated)	abled, TS Fault or	V <sub>BATREG</sub> + 1.5%	V <sub>BATREG</sub> + 3.0%	V <sub>BATREG</sub> + 4.17%	
V <sub>MINSYS</sub>	Minimum system regulation voltage	Charge enabled, V <sub>BAT</sub> < V <sub>MINSYS</sub> ,	BQ24160, 1, 1B, 8	3.4	3.5	3.62	V
* MINSYS	Winning in System regulation voltage	Input current limit or VINDPM active	BQ24163	3.1	3.2	3.3	V
V <sub>BSUP1</sub>	Enter supplement mode threshold	V <sub>BAT</sub> > 2.5V			V <sub>BAT</sub> –30mV		V
V <sub>BSUP2</sub>	Exit supplement mode threshold	V <sub>BAT</sub> > 2.5V	V <sub>BAT</sub> > 2.5V		V <sub>BAT</sub> –10mV		V
ILIM(discharge)	Current limit, discharge or supplement mode	Current monitored in internal FET		7		А	
t <sub>DGL(SC1)</sub>	Deglitch time, SYS short circuit during discharge or supplement mode	Measured from (V <sub>BAT</sub> – V <sub>SYS</sub> ) = 30 impedance	Measured from (V <sub>BAT</sub> – V <sub>SYS</sub> ) = 300mV to BAT high- impedance				μs
t <sub>REC(SC1)</sub>	Recovery time, SYS short circuit during discharge or supplement mode	je or			60		ms
	Battery range for BGATE and supplement mode operation			2.5		4.5	V
BATTERY CI	HARGER	-				•	
P	Internal battery charger MOSFET on-resistance	Measured from BAT to SYS,	YFF pkg		37	57	mΩ
R <sub>ON(BAT-SYS)</sub>		$V_{BAT} = 4.2V$	RGE pkg		50	70	11152
VBATREG	Charge Voltage	Operating in voltage regulation, Pro	ogrammable range	3.5		4.44	V
V BATREG	Voltage regulation accuracy			-1%		1%	
	Fast charge current range	$V_{BATSHRT} \le V_{BAT} < V_{BAT(REG)}$ programmable range		550		2500	mA
CHARGE	Fast charge current accuracy	0°C to 125°C		-10%		+10%	
V	Battery short circuit threshold	100mV Hysteresis	BQ24161, 3, 8	1.9	2.0	2.1	V
VBATSHRT			BQ24160, 1B	2.9	3.0	3.1	v
IBATSHRT	Battery short circuit current	V <sub>BAT</sub> < V <sub>BATSHRT</sub>			50		mA
t <sub>DGL(BATSHRT)</sub>	Deglitch time for battery short circuit to fastcharge transition				32		ms
		I <sub>TERM</sub> = 50mA		-40%		+40%	
I <sub>TERM</sub>	Termination charge current accuracy	I <sub>TERM</sub> = 100mA		-20%		+20%	
		I <sub>TERM</sub> ≥ 150mA		-15%		+15%	
t <sub>DGL(TERM)</sub>	Deglitch time for charge termination	Both rising and falling, 2mV overdr	ive, t <sub>RISE,</sub> t <sub>FALL</sub> = 100ns		32		ms
	1	Both rising and falling, 2mV overdrive, t <sub>RISE</sub> , t <sub>FALL</sub> = 100ns           Below V <sub>BATREG</sub>			120		mV

8 Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 7.5 Electrical Characteristics (continued)

Circuit of Figure 9-1,  $V_{SUPPLY} = V_{USB}$  or  $V_{IN}$  (whichever is supplying the IC),  $V_{UVLO} < V_{SUPPLY} < V_{OVP}$  and  $V_{SUPPLY} > V_{BAT}+V_{SLP}$ ,  $T_J = -40^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
DGL(RCH)	Deglitch time	VBAT falling below VRCH, tFALL	=100ns		32		ms
V <sub>DETECT</sub>	Battery detection threshold	During battery detection source c	ycle		3.3		V
		During battery detection sink cycle	e		3.0		
DETECT	Battery detection current before charge done (sink current)	Termination enabled (EN_TERM	= 1)		2.5		mA
DETECT	Battery detection time	Termination enabled (EN_TERM	= 1)		250		ms
VIH	PSEL, CD Input high logic level			1.3			V
V <sub>IL</sub>	PSEL, CD Input low logic level					0.4	V
	RENT LIMITING		1				
			I <sub>USBLIM</sub> = USB100	90	95	100	
			I <sub>USBLIM</sub> = USB500	450	475	500	
		USB charge mode, V <sub>USB</sub> = 5V,	I <sub>USBLIM</sub> = USB150	135	142.5	150	
IN_USB	Input current limit threshold (USB input)	DC Current pulled from SW	I <sub>USBLIM</sub> = USB900	800	850	900	mA
			I <sub>USBLIM</sub> = USB800	700	750	800	
			I <sub>USBLIM</sub> = 1.5A	1250	1400	1500	
		IN charge mode, V <sub>IN</sub> = 5V,	I <sub>INLIM</sub> = 1.5A	1.35	1.5	1.65	
IN_IN	Input current limit threshold (IN input)	DC Current pulled from SW	I <sub>INLIM</sub> = 2.5A	2.3	2.5	2.8	A
VIN DPM	Input based DPM threshold range	Charge mode, programmable via	Charge mode, programmable via I <sup>2</sup> C, both inputs			4.76	V
-	V <sub>IN_DPM</sub> threshold accuracy	-		-2		+2%	
VDRV BIAS I	REGULATOR						
V <sub>DRV</sub>	Internal bias regulator voltage	V <sub>SUPPLY</sub> > 5.45V		5	5.2	5.45	V
DRV	DRV output current						mA
V <sub>DO_DRV</sub>	DRV Dropout voltage (V <sub>SUPPLY</sub> – V <sub>DRV</sub> )	I <sub>SUPPLY</sub> = 1A, V <sub>SUPPLY</sub> = 5V, I <sub>DRV</sub> :	= 10mA			450	mV
_	TPUT ( STAT, INT)			······			
V <sub>OL</sub>	Low-level output saturation voltage	I <sub>O</sub> = 10mA, sink current				0.4	V
I <sub>IH</sub>	High-level leakage current	V <sub>STAT</sub> = V <sub>INT</sub> = 5V				1	μA
PROTECTIO	N						
V <sub>UVLO</sub>	IC active threshold voltage	V <sub>IN</sub> rising		3.6	3.8	4	V
VUVLO_HYS	IC active hysteresis	V <sub>IN</sub> falling from above V <sub>UVLO</sub>		120	150		mV
V <sub>SLP</sub>	Sleep-mode entry threshold, V <sub>SUPPLY</sub> -V <sub>BAT</sub>	2.0V ≤V <sub>BAT</sub> ≤V <sub>BATREG</sub> , V <sub>IN</sub> falling		0	40	100	mV
	Sleep-mode exit hysteresis	2.0V ≤V <sub>BAT</sub> ≤V <sub>BATREG</sub>		40	100	175	mV
SIP FYIT						1/51	
VSLP_EXIT			ase = 100ns		30	175	ms
VSLP_EXIT	Deglitch time for supply rising above $V_{SLP}+V_{SLP}EXIT$	Rising voltage, 2mV over drive, t <sub>R</sub>			30 Vin dram	175	ms
	Deglitch time for supply rising above $V_{SLP} + V_{SLP} = X_{IT}$				30 V <sub>IN_DPM</sub> – 80 mV	175	ms V
	Deglitch time for supply rising above $V_{SLP} + V_{SLP} = X_{IT}$	Rising voltage, 2mV over drive, t <sub>R</sub>			V <sub>IN_DPM</sub>	175	
VBAD_SOURCE	Deglitch time for supply rising above $V_{SLP} + V_{SLP} = X_{IT}$	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp			V <sub>IN_DPM</sub> - 80 mV	1/5	V
VBAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp		6.3	V <sub>IN_DPM</sub> - 80 mV V <sub>IN_DPM</sub> + 80 mV	6.7	V V
BAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp During Bad Source Detection		6.3 10.3	V <sub>IN_DPM</sub> - 80 mV V <sub>IN_DPM</sub> + 80 mV		V V
BAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection       Deglitch on bad source detection	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising			V <sub>IN_DPM</sub> - 80 mV V <sub>IN_DPM</sub> + 80 mV 32 6.5	6.7	V V ms
VBAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection       Deglitch on bad source detection	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)		10.3	$\frac{V_{\rm IN_{DPM}}}{-80~\rm{mV}}$ + 80 mV + 80 mV 32 6.5 10.5	<u>6.7</u> 10.7	V V ms
VBAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)	letes	10.3	$\frac{V_{\text{IN_DPM}}}{-80 \text{ mV}}$ $\frac{V_{\text{IN_DPM}}}{+80 \text{ mV}}$ $\frac{32}{6.5}$ 10.5 6.5	<u>6.7</u> 10.7	V V ms V
VBAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub>	n off charger during charge	10.3 6.3 1.025 ×	VIN_DPM - 80 mV VIN_DPM + 80 mV 32 6.5 10.5 6.5 100 1.05 ×	6.7 10.7 6.7 1.075 ×	V V ms V mV V
BAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis         Battery OVP threshold voltage	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub> V <sub>BAT</sub> threshold over V <sub>OREG</sub> to turn	n off charger during charge bove V <sub>BCVP</sub> e t <sub>DCL(BOVP</sub> ) expires.	10.3 6.3 1.025 ×	V <sub>IN_DPM</sub> - 80 mV V <sub>IN_DPM</sub> + 80 mV 32 6.5 10.5 6.5 100 1.05 × V <sub>BATREG</sub>	6.7 10.7 6.7 1.075 ×	V V ms V mV
JBAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis         Battery OVP threshold voltage         V <sub>BOVP</sub> hysteresis	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub> V <sub>BAT</sub> threshold over V <sub>OREG</sub> to turn         Lower limit for V <sub>BAT</sub> falling from at         BOVP fault shown in register once         Buck converter shut down immed	n off charger during charge bove V <sub>BCVP</sub> e t <sub>DCL(BOVP</sub> ) expires.	10.3 6.3 1.025 ×	VIN_DPM - 80 mV VIN_DPM + 80 mV 32 6.5 10.5 6.5 100 1.05 × VBATREG 1	6.7 10.7 6.7 1.075 ×	V V ms V mV V
JBAD_SOURCE	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis         Battery OVP threshold voltage         V <sub>BOVP</sub> hysteresis         Battery OVP deglitch	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub> V <sub>BAT</sub> threshold over V <sub>OREG</sub> to turn         Lower limit for V <sub>BAT</sub> falling from at         BOVP fault shown in register once         Buck converter shut down immed         V <sub>BATOVP</sub>	n off charger during charge bove V <sub>BCVP</sub> e t <sub>DCL(BOVP</sub> ) expires.	10.3 6.3 1.025 ×	VIN_DPM - 80 mV VIN_DPM + 80 mV 32 6.5 10.5 6.5 100 1.05 × VBATREG 1 1	6.7 10.7 6.7 1.075 ×	V V ms V mV V V V BATRE ms
VBAD_SOURCE DGL(BSD) VOVP VOVP(HYS) VBOVP DGL(BOVP) VBATUVLO	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis         Battery OVP threshold voltage         V <sub>BOVP</sub> hysteresis         Battery OVP deglitch         Battery undervoltage lockout threshold	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub> V <sub>BAT</sub> threshold over V <sub>OREG</sub> to turm         Lower limit for V <sub>BAT</sub> falling from at         BOVP fault shown in register once         Buck converter shut down immed         V <sub>BAT</sub> rising, 100mV hysteresis	n off charger during charge bove V <sub>BCVP</sub> e t <sub>DCL(BOVP</sub> ) expires.	10.3 6.3 1.025 × V <sub>BATREG</sub>	VIN_DPM -80 mV VIN_DPM +80 mV 32 6.5 10.5 6.5 100 1.05 × VBATREG 1 1 1 2.5	6.7 10.7 6.7 1.075 × VBATREG	V V ms V V V V V MV V V S V V V V V V
VBAD_SOURCE DGL(BSD) VOVP VOVP(HYS) VBOVP DGL(BOVP) VBATUVLO	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis         Battery OVP threshold voltage         V <sub>BOVP</sub> hysteresis         Battery OVP deglitch         Battery undervoltage lockout threshold         Cycle-by-cycle current limit	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub> V <sub>BAT</sub> threshold over V <sub>OREG</sub> to turm         Lower limit for V <sub>BAT</sub> falling from at         BOVP fault shown in register once         Buck converter shut down immed         V <sub>BAT</sub> rising, 100mV hysteresis	n off charger during charge bove V <sub>BCVP</sub> e t <sub>DCL(BOVP</sub> ) expires.	10.3 6.3 1.025 × V <sub>BATREG</sub>	VIN DPM - 80 mV VIN DPM + 80 mV 32 6.5 10.5 6.5 100 1.05 × VBATREG 1 1 1 2.5 4.9	6.7 10.7 6.7 1.075 × VBATREG	V ms V mV V V V BATRI ms V A
VSLP_EXIT VBAD_SOURCE VDUP VOVP VOVP VOVP VOVP VOVP VDUP	Deglitch time for supply rising above V <sub>SLP</sub> +V <sub>SLP_EXIT</sub> Bad source detection threshold         Deglitch on bad source detection         Input supply OVP threshold voltage         V <sub>OVP</sub> hysteresis         Battery OVP threshold voltage         V <sub>BOVP</sub> hysteresis         Battery OVP deglitch         Battery undervoltage lockout threshold         Cycle-by-cycle current limit         Thermal trip	Rising voltage, 2mV over drive, t <sub>R</sub> After Bad Source Detection comp         During Bad Source Detection         USB, V <sub>USB</sub> Rising         IN, V <sub>IN</sub> Rising (BQ24160/1/1B/3)         IN, V <sub>IN</sub> Rising (BQ24168)         Supply falling from V <sub>OVP</sub> V <sub>BAT</sub> threshold over V <sub>OREG</sub> to turm         Lower limit for V <sub>BAT</sub> falling from at         BOVP fault shown in register once         Buck converter shut down immed         V <sub>BAT</sub> rising, 100mV hysteresis	n off charger during charge bove V <sub>BCVP</sub> e t <sub>DCL(BOVP</sub> ) expires.	10.3 6.3 1.025 × V <sub>BATREG</sub>	VIN DPM - 80 mV VIN DPM + 80 mV 32 6.5 10.5 6.5 100 1.05 × VBATREG 1 1 1 1 2.5 4.9 165	6.7 10.7 6.7 1.075 × VBATREG	V V ms V V V V V V MA




## 7.5 Electrical Characteristics (continued)

Circuit of Figure 9-1,  $V_{SUPPLY} = V_{USB}$  or  $V_{IN}$  (whichever is supplying the IC),  $V_{UVLO} < V_{SUPPLY} < V_{OVP}$  and  $V_{SUPPLY} > V_{BAT} + V_{SLP}$ ,  $T_J = -40^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sub>IN_LIMIT</sub> = 500mA, Measured from USB to PMIDU		95	175	
	Internal top reverse blocking MOSFET on-resistance	I <sub>IN_LIMIT</sub> = 500mA, Measured from IN to PMIDI		45	80	mΩ
	Internal top N-channel Switching MOSFET on-	Measured from PMIDU to SW		100	175	
	resistance	Measured from PMIDI to SW		65	110	mΩ
	Internal bottom N-channel MOSFET on-resistance	Measured from SW to PGND		65	115	mΩ
f <sub>osc</sub>	Oscillator frequency		1.35	1.50	1.65	MHz
D <sub>MAX</sub>	Maximum duty cycle			95%		
D <sub>MIN</sub>	Minimum duty cycle		0%			
BATTERY-PA	CK NTC MONITOR					
V <sub>HOT</sub>	High temperature threshold	V <sub>TS</sub> falling	29.7	30	30.5	
V <sub>HYS(HOT)</sub>	Hysteresis on high threshold	V <sub>TS</sub> rising		1		%V <sub>DRV</sub>
V <sub>WARM</sub>	High temperature threshold	V <sub>TS</sub> falling	37.9	38.3	39.6	
V <sub>HYS(WARM)</sub>	Hysteresis on high threshold	V <sub>TS</sub> rising		1		%V <sub>DRV</sub>
V <sub>COOL</sub>	Low temperature threshold	V <sub>TS</sub> falling	56	56.5	56.9	
V <sub>HYS(COOL)</sub>	Hysteresis on low threshold	V <sub>TS</sub> rising		1		%V <sub>DRV</sub>
V <sub>COLD</sub>	Low temperature threshold	V <sub>TS</sub> falling	59.5	60	60.4	
V <sub>HYS(COLD)</sub>	Hysteresis on low threshold	V <sub>TS</sub> rising		1		%V <sub>DRV</sub>
TSOFF	TS Disable threshold	V <sub>TS</sub> rising, 2%V <sub>DRV</sub> hysteresis	70		73	%V <sub>DRV</sub>
t <sub>DGL(TS)</sub>	Deglitch time on TS change			50		ms
D+/D- DETEC	CTION (bq24160)					
V <sub>D+_SRC</sub>	D+ Voltage Source		0.5	0.6	0.7	V
I <sub>D+_SRC</sub>	D+ Connection Check Current Source		7		14	μA
I <sub>DSINK</sub>	D- Current Sink		50	100	150	μA
I <sub>D_LKG</sub>		D–, switch open	-1		1	μA
	Leakage Current into D+/D-	D+, switch open	-1		1	μA
V <sub>D+_LOW</sub>	D+ Low Comparator Threshold		0.8			V
V <sub>DLOWdatref</sub>	D- Low Comparator Threshold		250		400	mV
R <sub>DDWN</sub>	D- Pulldown for Connection Check		14.25		24.8	kΩ
BATGD OPER	RATION					
VBATGD	Good Battery threshold		3.6	3.8	3.9	V
	Deglitch for good battery threshold	V <sub>BAT</sub> rising to HIGH-Z mode, DEFAULT Mode Only		32		ms
I <sup>2</sup> C COMPATI	BLE INTERFACE				1	
V <sub>IH</sub>	Input low threshold level	V <sub>PULL-UP</sub> = 1.8V, SDA and SCL	1.3			V
VIL	Input low threshold level	V <sub>PULL-UP</sub> = 1.8V, SDA and SCL			0.4	V
V <sub>OL</sub>	Output low threshold level	I <sub>L</sub> = 10mA, sink current			0.4	V
IBIAS	High-Level leakage current	V <sub>PULL-UP</sub> = 1.8V, SDA and SCL		1		μA
tWATCHDOG	Watchdog timer timeout	(BQ24160/1/3 Only)	30			s




### 7.6 Typical Characteristics





### 7.6 Typical Characteristics (continued)





## 8 Detailed Description

## 8.1 Overview


The BQ24160/BQ24160/BQ24161/BQ24161B/BQ24163/BQ24168 devices are highly integrated single-cell Li-lon battery chargers and system power path management devices targeted for space-limited, portable applications with high-capacity batteries. The dual-input, single-cell charger operates from either a USB port or alternate power source (that is, wall adapter or wireless power input) for a versatile solution.

The power path management feature allows the BQ2416xx to power the system from a high-efficiency DC-DC converter while simultaneously and independently charging the battery. The charger monitors the battery current at all times and reduces the charge current when the system load requires current above the input current limit. This allows proper charge termination and enables the system to run with a defective or absent battery pack. Additionally, this enables instant system turnon even with a totally discharged battery or no battery. The power-path management architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents. This enables the use of a smaller adapter. The 2.5-A current capability allows for GSM phone calls as soon as the adapter is plugged in regardless of the battery voltage. The charge parameters are programmable using the I<sup>2</sup>C interface.





### 8.2 Functional Block Diagram



Copyright © 2022 Texas Instruments Incorporated



## 8.3 Feature Description

### 8.3.1 Charge Mode Operation

### 8.3.1.1 Charge Profile

The internal battery MOSFET is used to charge the battery. When the battery is above the MINSYS voltage, the internal FET is on to maximize efficiency and the PWM converter regulates the charge current into the battery. When battery is less than MINSYS, the SYS is regulated to  $V_{SYS(REG)}$  and battery is charged using the battery FET to regulate the charge current. There are 5 loops that influence the charge current:

- Constant current loop (CC)
- Constant voltage loop (CV)
- Thermal-regulation loop
- Minimum system-voltage loop (MINSYS)
- Input-voltage dynamic power-management loop (V<sub>IN</sub>-DPM)

During the charging process, all five loops are enabled and the one that is dominant takes control. The BQ2416xx supports a precision Li-ion or Li-polymer charging system for single-cell applications. The Dynamic Power Path Management (DPPM) feature regulates the system voltage to a minimum of  $V_{MINSYS}$ , so that startup is enabled even for a missing or deeply discharged battery. Figure 8-1 shows a typical charge profile including the minimum system output voltage feature.




Figure 8-1. Typical BQ2416xx Charging Profile

### 8.3.1.2 PWM Controller in Charge Mode

The BQ2416xx provides an integrated, fixed-frequency 1.5-MHz voltage-mode controller to power the system and supply the charge current. The voltage loop is internally compensated and provides enough phase margin for stable operation, allowing the use of small ceramic capacitors with low ESR. When starting up, the BQ2416xx uses a "soft-start" function to help limit inrush current. When coming out of High Impedance mode, the BQ2416xx starts up with the input current limit set to 40% of the value programmed in the I<sup>2</sup>C register. After 80 ms, the input current limit threshold steps up in 256-µs steps. The steps are 40% to 50%, then 50% to 60%, then 60% to 70%, then 70% to 80%, and finally 80% to 100%. After the final step, soft start is complete and will not be restarted until the BQ2416xx enters High Impedance mode.

Copyright © 2022 Texas Instruments Incorporated



The input scheme for the BQ2416xx prevents battery discharge when the supply voltages are lower than VBAT and also isolates the two inputs from each other. The high-side N-MOSFET (Q1/Q2) switches to control the power delivered to the output. The DRV LDO provides a supply for the gate drive for the low side MOSFET, while a bootstrap circuit (BST) with an external bootstrap capacitor is used to boost up the gate drive voltage for Q1 and Q2.

Both inputs are protected by a cycle-by-cycle current limit that is sensed through the high-side MOSFETs for Q1 and Q2. The threshold for the current limit is set to a nominal 5-A peak current. The inputs also utilize an input current limit that limits the current from the power source.

### 8.3.2 Battery Charging Process

Assuming a vaild input source is attached to IN or USB, as soon as a deeply discharged or shorted battery is attached to the BAT pin, ( $V_{BAT} < V_{BATSHRT}$ ), the BQ2416xx applies  $I_{BATSHRT}$  to close the pack protector switch and bring the battery voltage up to acceptable charging levels. During this time, the battery FET is linearly regulated and the system output is regulated to  $V_{SYS(REG)}$ . Once the battery rises above  $V_{BATSHRT}$ , the charge current is regulated to the value set in the I<sup>2</sup>C register. The battery FET is linearly regulated to maintain the system voltage at  $V_{SYS(REG)}$ . Under normal conditions, the time spent in this region is a very short percentage of the total charging time, so the linear regulation of the charge current does not affect the overall charging efficiency for very long. If the die temperature does rise, the thermal regulation circuit reduces the charge current to maintain a die temperature less than 120°C. If the current limit for the SYS output is reached (limited by the input current limit, or  $V_{IN_DPM}$ ), the SYS output drops to the  $V_{MINSYS}$  output voltage. When this happens, the charge current is reduced to provide the system with all the current that is needed while maintaining the minimum system voltage. If the charge current is reduced to 0mA, pulling further current from SYS causes the output to fall to the battery voltage and enter supplement mode. (See the *Dynamic Power Path Management* section for more details.)

Once the battery is charged enough so that the system voltage begins to rise above  $V_{SYS(REG)}$ , the battery FET is turned on fully and the battery is charged with the full programmed charge current set by the I<sup>2</sup>C interface, I<sub>CHARGE</sub>. The slew rate for the fast-charge current is controlled to minimize current and voltage overshoot during transients. The charge current is regulated to I<sub>CHARGE</sub> until the battery is charged to the regulation voltage. As the battery voltage rises above VRCH, the battery regulation loop is activated. This may result in a small step down in the charge current as the loops transition between the charge current is tapered down as shown in Figure 8-1 while the SYS output remains connected to the battery. The voltage between the BAT and PGND pins is regulated to V<sub>BATREG</sub>. The BQ2416xx is a fixed single-cell voltage version, with adjustable regulation voltage (3.5 V to 4.44 V), programmed using the I<sup>2</sup>C interface.

The BQ2416xx monitors the charging current during the voltage-regulation phase. If the battery voltage is above the recharge threshold and the charge current has naturally tapered down to and remains below termination threshold,  $I_{TERM}$ , (without disturbance from events like supplement mode) for 32 ms, the charger terminates charge, turns off the battery charging FET and enters battery detection. Termination is disabled when the charge current is reduced by a loop other than the voltage regulation loop or the input current limit is set to 100 mA. For example, when the BQ2416xx is in half charge due to TS function, reverse boost protection is active, LOW\_CHG bit is set, or the thermal regulation,  $V_{INDPM}$  or input current loops are active, termination will not occur. This prevents false termination events. During termination, the system output is regulated to the  $V_{SYS(REG)}$ and supports the full current available from the input and the battery supplement mode is available. (See the *Dynamic Power Path Management* section for more details.) The termination current level is programmable. When setting the termination threshold less than 150mA, the reverse boost protection may trip falsely with load transients and very fully charged batteries. This will prevent termination while in the reverse boost protection and may extend charge time. To disable the charge current termination, the host sets the charge termination bit (TE) of charge control register to 0, refer to I<sup>2</sup>C section for details.

A new charge cycle is initiated if  $\overline{CD}$  is low when either

- 1.  $V_{SUPPLY}$  rises above UVLO while a battery with  $V_{BAT} < V_{BATREG} V_{RCH}$  is attached or
- 2. a battery with  $V_{BAT} < V_{BATREG} V_{RCH}$  is attached while  $V_{SUPPLY}$  is above UVLO.



With  $V_{SUPPLY}$  above UVLO and V(BAT) <  $V_{BOVP}$ , a recharge cycle is initiated when one of the following conditions is detected:

- 1. The battery voltage falls below the  $V_{BAT(REG)}$ - $V_{RCH}$  threshold.
- 2. CE bit toggle or RESET bit toggle
- 3. Supplement mode event occurs
- 4. CD pin or HI-Z bit toggle

 $V_{BAT(REG)}$  should never be programmed less than  $V_{BAT}$ . If the battery is ever 5% above the regulation threshold, the battery OVP circuit shuts the PWM converter off immediately and the battery FET is turned on to discharge the battery to safe operating levels. If the battery OVP condition exists for the 1ms deglitch, a battery OVP fault is reported in the I<sup>2</sup>C status registers. The battery OVP fault is cleared when the battery voltage discharges below  $V_{RCH}$  or if the IC enters hi-impedance mode (HZ\_MODE=1 or CD=1). Always write BQ2416xx to high impedance mode before changing  $V_{BATREG}$  to clear BOVP condition to ensure proper operation.

If the battery voltage is ever greater than VBATREG (for example, when an almost fully charged battery enters the JEITA WARM state due to the TS pin) but less than  $V_{BOVP}$ , the reverse boost protection circuitry may activate as explained later in this data sheet. If the battery is ever above  $V_{BOVP}$ , the buck converter turns off and the internal battery FET is turned on. This prevents further overcharging of the battery and allows the battery to discharge to safe operating levels. The battery OVP event does not clear until the battery voltage falls below  $V_{RCH}$ .

#### 8.3.3 Battery Detection

When termination conditions are met, a battery detection cycle is started. During battery detection,  $I_{DETECT}$  is pulled from  $V_{BAT}$  for  $t_{DETECT}$  to verify there is a battery. If the battery voltage remains above  $V_{DETECT}$  for the full duration of  $t_{DETECT}$ , a battery is determined to present and the IC enters "Charge Done". If  $V_{BAT}$  falls below  $V_{DETECT}$ , a "Battery Not Present" fault is signaled and battery detection continues. The next cycle of battery detection, the BQ2416xx turns on  $I_{BATSHORT}$  for  $t_{DETECT}$ . If  $V_{BAT}$  rises to  $V_{DETECT}$ , the current source is turned offand after  $t_{DETECT}$ , the battery detection continues through another current sink cycle. Battery detection continues until charge is disabled or a battery is detected. Once a battery is detected, the fault status clears and a new charge cycle begins. Battery detection is not run when termination is disabled.

#### 8.3.4 Dynamic Power Path Management (DPPM)

The BQ2416xx features a SYS output that powers the external system load connected to the battery. This output is active whenever a source is connected to IN, USB or BAT. The following sections discuss the behavior of SYS with a source connected to the supply or a battery source only.

#### 8.3.5 Input Source Connected

When a valid input source is connected to IN or USB and the BQ2416xx is NOT in High Impedance mode, the buck converter enters soft-start and turns on to power the load on SYS. The STAT/INT pin outputs a 128-µs interrupt pulse to alert the host that an input has been connected. The FAULT bits indicate a normal condition, and the Supply Status register indicates that a new supply is connected. The  $\overline{CE}$  bit (bit 1) in the control register (0x02) indicates whether a charge cycle is initiated. By default, the BQ2416xx ( $\overline{CE} = 0$ ) enables a charge cycle when a valid input source is connected. When the  $\overline{CE}$  bit is '1' and a valid input source is connected, the battery FET is turned off and the SYS output is regulated to the V<sub>SYS(REG)</sub> programmed by the V<sub>BATREG</sub> threshold in the I<sup>2</sup>C register. A charge cycle is initiated when the  $\overline{CE}$  bit is written to a 0 value (cleared).

When the  $\overline{CE}$  bit is a 0 and a valid source is connected to IN or USB, the buck converter starts up using soft-start. A charge cycle is initiated 64 ms after the buck converter iniates startup. When V<sub>BAT</sub> is high enough that V<sub>SYS</sub> > V<sub>SYS(REG)</sub>, the battery FET is turned on and the SYS output is connected to BAT. If the SYS voltage falls to V<sub>SYS(REG)</sub>, it is regulated to that point to maintain the system output even with a deeply discharged or absent battery. In this mode, the SYS output voltage is regulated by the buck converter and the battery FET linearly regulates the charge current into the battery. The current from the supply is shared between charging the battery and powering the system load at SYS. The dynamic power-path management (DPPM) circuitry of the BQ2416xx monitors the current limits continuously, and if the SYS voltage falls to the V<sub>MINSYS</sub> voltage, it adjusts charge current to maintain the minimum system voltage and supply the load on SYS. If the charge

Copyright © 2022 Texas Instruments Incorporated

#### **BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, BQ24168** SLUSAO0H – NOVEMBER 2011 – REVISED JULY 2022



current is reduced to zero and the load increases further, the BQ2416xx enters battery-supplement mode. During supplement mode, the battery FET is turned on and the battery supplements the system load.

When an input is connected with no battery attached and termination enabled, the startup process proceeds as normal until the termination deglitch times out. After this, the BQ2416xx enters battery detection and waits for a battery to be connected. Once a battery is connected and passes battery detection, a new charge cycle begins. Once the battery is applied, the HZMODE bit or  $\overline{CD}$  pin must be toggled before writing the BATREG to a higher voltage and beginning a new charge cycle. Failure to do this can result in SYS unexpectedly regulating to 15% above V<sub>BATREG</sub>.




Figure 8-2. Example DPPM Response (V<sub>Supply</sub> = 5 V, V<sub>BAT</sub> = 3.1 V, 1.5 A Input Current Limit)

### 8.3.6 Battery Only Connected

When a battery with voltage greater than  $V_{BATUVLO}$  is connected with no input source, the battery FET is turned on similar to supplement mode. In this mode, the current is not regulated; however, there is a short circuit current limit. If the short circuit limit is reached, the battery FET is turned off for the deglitch time ( $t_{DGL(SC1)}$ ). After the recovery time ( $t_{REC(SC1)}$ ), the battery FET is turned on to test and see if the short has been removed. If it has not, the FET turns off and the process repeats until the short is removed. This process is to protect the internal FET from over current. If an external FET is used for discharge, the external FET's body diode prevents the load on SYS from being disconnected from the battery. If the battery voltage is less than  $V_{BATUVLO}$ , the internal battery FET (Q4) remains off and BAT is high-impedance. This prevents further discharging of deeply-discharged batteries.

## 8.3.7 Battery Discharge FET (BGATE)

The BQ2416xx contains a MOSFET driver to drive the gate of an external discharge FET between the battery and the system output. This external FET provides a low impedance path when supplying the system from the battery. Connect BGATE to the gate of the external discharge MOSFET. BGATE is on under the following conditions:

1. No input supply connected.



- 2. HZ\_MODE bit = 1
- 3.  $\overline{CD}$  pin = 1

### 8.3.8 DEFAULT Mode

DEFAULT mode is used when I<sup>2</sup>C communication is not available. DEFAULT mode is entered in the following situations:

- 1. When the charger is enabled and  $V_{BAT}$  <  $V_{BATGD}$  before I<sup>2</sup>C communication is established
- 2. When the watchdog timer expires without a reset from the  $I^2C$  interface and the safety timer has not expired.
- When the device comes out of any fault condition (sleep mode, OVP, faulty adapter mode, etc.) before I<sup>2</sup>C communication is established

In DEFAULT mode, the  $l^2C$  registers are reset to the default values. The 27-minute safety timer (no timer for BQ24168) is reset and starts when DEFAULT mode is entered. The default value for VBATREG is 3.6 V, and the default value for  $l_{CHARGE}$  is 1 A. The input current limit for the IN input is set to 1.5 A. The input current limit for the USB input is determined by the D+/D- detection (BQ24160/3) or PSEL (BQ24161/1B/8). PSEL and D+/D- detection have no effect on the IN input. Default mode is exited by programming the  $l^2C$  interface. Once  $l^2C$  communication is established, PSEL has no effect on the USB input. Note that if termination is enabled and charging has terminated, a new charge cycle is NOT initiated when entering DEFAULT mode.

#### 8.3.9 Safety Timer and Watchdog Timer (BQ24160/BQ24161/BQ24161B/BQ24163 only)

At the beginning of charging process, the BQ24160/1/1B/3 starts the safety timer. This timer is active during the entire charging process. If charging has not terminated before the safety timer expires, charging is disabled, the charge parameters are reset to the default values and the  $\overline{CE}$  bit is written to a "1". The length of the safety timer is selectable using the I<sup>2</sup>C interface. A single 128-µs pulse is sent on the STAT and INT outputs and the STATx bits of the status registers are updated in the I<sup>2</sup>C. In DEFAULT mode, the safety timer can be reset and a new charge cycle initiated by input supply power on reset, removing/inserting battery or toggling the  $\overline{CD}$  pin. In HOST mode, the  $\overline{CE}$  bit is set to a '1' when the safety timer expires. The  $\overline{CE}$  bit must be cleared to a '0' in order to resume charging and clear the safety timer fault. The safety timer duration is selectable using the TMR\_X bits in the Safety Timer Register/ NTC Monitor register. Changing the safety timer duration resets the safety timer. This function prevents continuous charging of a defective battery. During the fast charge (CC) phase, several events increase the timer duration by 2× if the EN\_2X\_TMR bit is set in the register.

- 1. The system load current reduces the available charging current.
- 2. The input current needed for the fast charge current is limited by the input current loop.
- 3. The input current is reduced because the VINDPM loop is preventing the supply from crashing.
- 4. The device has entered thermal regulation because the IC junction temperature has exceeded TJ(REG).
- 5. The LOW\_CHG bit is set.
- 6. The battery voltage is less than VBATSHORT.
- 7. The battery has entered the JEITA WARM or COLD state via the TS pin

During these events, the timer is slowed by half to extend the timer and prevent any false timer faults. Starting a new charge cycle by VSUPPLY POR or removing/replacing the battery or resuming a charge by toggling the CE or HZ\_MODE bits, resets the safety timer. Additionally, thermal shutdown events cause the safety timer to reset.

In addition to the safety timer, the BQ24160/1/1B/3 contain a watchdog timer that monitors the host through the  $I^2C$  interface. Once a read/write is performed on the  $I^2C$  interface, a 30-second timer ( $t_{WATCHDOG}$ ) is started. The 30-second timer is reset by the host using the  $I^2C$  interface. This is done by writing a "1" to the reset bit (TMR\_RST) in the control register. The TMR\_RST bit is automatically set to "0" when the 30-second timer is reset. This process continues until the battery is fully charged or the safety timer expires. If the 30-second timer restarts at 27 minutes and charging continues. The  $I^2C$  may be accessed again to reinitialize the desired values and restart the watchdog timer. The watchdog timer flow chart is shown in Figure 8-3.






Figure 8-3. The Watchdog Timer Flow Chart for BQ2416xx

## 8.3.10 D+, D– Based Adapter Detection for the USB Input (D+, D–, BQ24160/0A/3)

The BQ24160/0A/3 contain a D+, D– based adapter detection circuit that is used to program the input current limit for the USB input during DEFAULT mode. D+, D– detection is only performed in DEFAULT mode unless forced by the D+, D–\_EN bit in host mode. Writing to register 2 during detection stops the detection routine.

By default the USB input current limit is set to 100 mA. When a voltage higher than UVLO is applied to the USB input, the BQ24160/0A/3 performs a charger source identification to determine if it is connected to an SDP (USB port) or CDP/DCP (dedicated charger). The first step is D+, D- line connection detection as described in BC1.2. Primary detection begins 10 ms after the connection detection complete. The primary detection complies with the method described in BC1.2. During primary detection, the D+, D- lines are tested to determine if the port is an SDP or CDP/DCP. If a CDP/DCP is detected the input current limit is increased to 1.5 A, if an SDP is detected the current limit remains at 100 mA, until changed via the I<sup>2</sup>C interface. These two steps require at least 90 ms to complete but if they have not completed within 500 ms, the D+, D- detection routine selects 100 mA for the unknown input source. Secondary detection as described in BC1.2 is not performed.

Automatic detection is performed only if  $V_{D+}$  and  $V_{D-}$  are less than 0.6 V to avoid interfering with the USB transceiver which may also perform D+, D– detection when the system is running normally. However, D+, D– can be initiated at any time by the host by setting the D+, D– EN bit in the Control/Battery Voltage Register



to 1. After detection is complete the D+, D– EN bit is automatically reset to 0 and the detection circuitry is disconnected from the D+, D– pins to avoid interference with USB data transfer.

When a command is written to change the input current limit in the  $I^2C$ , this overrides the current limit selected by D+/D– detection. D+, D– detection has no effect on the IN input.

### 8.3.11 USB Input Current Limit Selector Input (PSEL, BQ24161/161B/168 only)

The BQ24161, BQ24161B, and BQ24168 contain a PSEL input that is used to program the input current limit for USB during DEFAULT mode. Drive PSEL high to indicate that a USB source is connected to the USB input and program the 100 mA (BQ24161/8) or 500 mA (BQ24161B) current limit for USB. Drive PSEL low to indicate that an AC adapter is connected to the USB input. When PSEL is low, the IC starts up with a 1.5-A current limit for USB. PSEL has no effect on the IN input. Once an I<sup>2</sup>C write is done, the PSEL has no effect on the input current limit until the watchdog timer expires.

#### 8.3.12 Hardware Chip Disable Input (CD)

The BQ2416xx contains a  $\overline{CD}$  input that is used to disable the IC and place the BQ2416xx into high-impedance mode. Drive  $\overline{CD}$  low to enable charge and enter normal operation. Drive  $\overline{CD}$  high to disable charge and place the BQ2416xx into high-impedance mode. Driving  $\overline{CD}$  high during DEFAULT mode resets the safety timer. Driving  $\overline{CD}$  high during HOST mode resets the safety timer and places the BQ2416xx into high impedance mode. The  $\overline{CD}$  pin has precedence over the I<sup>2</sup>C control.

#### 8.3.13 LDO Output (DRV)

The BQ2416xx contains a linear regulator (DRV) that is used to supply the internal MOSFET drivers and other circuitry. Additionally, DRV supplies up to 10-mA external loads to power the STAT LED or the USB transceiver circuitry. The maximum value of the DRV output is 5.45 V; ideal for protecting voltage sensitive USB circuits from high voltage fluctuations in the supply. The LDO is on whenever a supply is connected to the IN or USB inputs of the BQ2416xx. The DRV is disabled under the following conditions:

- 1. V<sub>SUPPLY</sub> < UVLO
- 2.  $V_{SUPPLY} < V_{SLP}$
- 3. Thermal Shutdown

### 8.3.14 External NTC Monitoring (TS)

The I<sup>2</sup>C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the BQ2416xx provides a flexible, voltage based TS input for monitoring the battery pack NTC thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging. The BQ24160, BQ24160A, BQ24161B, BQ24163, and BQ24168 enable the user to easily implement the JEITA standard for charging temperature while the BQ24161 only monitors the hot and cold cutoff temperatures and leaves the JEITA control to the host. The JEITA specification is shown in.




Figure 8-4. Charge Current During TS Conditions

To satisfy the JEITA requirements, four temperature thresholds are monitored; the cold battery threshold ( $T_{NTC} < 0^{\circ}C$ ), the cool battery threshold ( $0^{\circ}C < T_{NTC} < 10^{\circ}C$ ), the warm battery threshold ( $45^{\circ}C < T_{NTC} \leq 60^{\circ}C$ ) and the hot battery threshold ( $T_{NTC} > 60^{\circ}C$ ). These temperatures correspond to the V<sub>COLD</sub>, V<sub>COOL</sub>, V<sub>WARM</sub>, and V<sub>HOT</sub> thresholds. Charging is suspended and timers are suspended when V<sub>TS</sub> < V<sub>HOT</sub> or V<sub>TS</sub> > V<sub>COLD</sub>. When V<sub>WARM</sub> > V<sub>TS</sub> > V<sub>HOT</sub>, the battery regulation voltage is reduced by 140 mV from the programmed regulation threshold. When V<sub>COLD</sub> > V<sub>TS</sub> > V<sub>COOL</sub>, the charging current is reduced to half of the programmed charge current.

The TS function is voltage based for maximum flexibility. Connect a resistor divider from DRV to GND with TS connected to the center tap to set the threshold. The connections are shown in Figure 8-11. The resistor values are calculated using the following equations:

$$RLO = \frac{V_{DRV} \times RCOLD \times RHOT \times \left[\frac{1}{V_{COLD}} - \frac{1}{V_{HOT}}\right]}{RHOT \times \left[\frac{V_{DRV}}{V_{HOT}} - 1\right] - RCOLD \times \left[\frac{V_{DRV}}{V_{COLD}} - 1\right]}$$
(1)  
$$RHI = \frac{\frac{V_{DRV}}{V_{COLD}} - 1}{\frac{1}{RLO} + \frac{1}{RCOLD}}$$
(2)

Where:


 $V_{COLD} = 0.60 \times V_{DRV}$ 


$$V_{HOT} = 0.30 \times V_{DRV}$$

Where  $R_{HOT}$  is the NTC resistance at the hot temperature and  $R_{COLD}$  is the NTC resistance at cold temperature.

For the BQ24160, BQ24161B, BQ24163, and BQ24168, the WARM and COOL thresholds are not independently programmable. The COOL and WARM NTC resistances for a selected resistor divider are calculated using the following equations:







#### 8.3.15 Thermal Regulation and Protection

During the charging process, to prevent chip overheating, the BQ2416xx monitors the junction temperature,  $T_J$ , of the die and begins to taper down the charge current once  $T_J$  reaches the thermal regulation threshold,  $T_{REG}$ . The charge current is reduced to zero when the junction temperature increases about 10°C above  $T_{REG}$ . Once the charge current is reduced, the system current is reduced while the battery supplements the load to supply the system. This may cause a thermal shutdown of the BQ2416xx if the die temperature rises too high. At any state, if  $T_J$  exceeds  $T_{SHTDWN}$ , the BQ2416xx suspends charging and disables the buck converter. During thermal shutdown mode, the buck converter is turned off, all timers are suspended, and a single 128-µs pulse is sent on the STAT and INT outputs and the STATx and FAULT\_x bits of the status registers are updated in the l<sup>2</sup>C. A new charging cycle begins when  $T_J$  falls below  $T_{SHTDWN}$  by approximately 10°C.

### 8.3.16 Input Voltage Protection in Charge Mode

#### 8.3.16.1 Sleep Mode

The BQ2416xx enters the low-power sleep mode if the voltage on V<sub>SUPPLY</sub> falls below the sleep-mode entry threshold, V<sub>BAT</sub>+V<sub>SLP</sub>, and V<sub>SUPPLY</sub> is higher than the undervoltage lockout threshold, V<sub>UVLO</sub>. This feature prevents draining the battery during the absence of V<sub>SUPPLY</sub>. When V<sub>SUPPLY</sub> < V<sub>BAT</sub>+ V<sub>SLP</sub>, the BQ2416xx turns off the PWM converter, turns the battery FET on and drives BGATE to GND, sends a single 128-µs pulse on the STAT and INT outputs and updates the STATx and FAULT\_x bits in the status registers. Once V<sub>SUPPLY</sub> > V<sub>BAT</sub>+ V<sub>SLP</sub>, the STATx and FAULT\_x bits are cleared and the device initiates a new charge cycle.

### 8.3.16.2 Input Voltage Based DPM

During normal charging process, if the input power source is not able to support the programmed or default charging current, the supply voltage decreases. Once the supply drops to  $V_{IN\_DPM}$  (default 4.2 V for both inputs), the input current limit is reduced to prevent further supply droop. When the IC enters this mode, the charge current is lower than the set value and the DPM\_STATUS bit is set (Bit 5 in Register 05H). This feature provides

Copyright © 2022 Texas Instruments Incorporated



IC compatibility with adapters with different current capabilities without a hardware change. Figure 8-6 shows the  $V_{IN}$  DPM behavior to a current-limited source. In this figure the input source has a 750-mA current limit and the charging is set to 750 mA. The SYS load is then increased to 1.2 A.




Figure 8-6. BQ24160 V<sub>IN-</sub>DPM

### 8.3.16.3 Bad Source Detection

When a source is connected to IN or USB, the BQ2416xx runs a Bad Source Detection procedure to determine if the source is strong enough to provide some current to charge the battery. A current sink is turned on (30 mA for USB input, 75 mA for the IN input) for 32 ms. If the source is valid after the 32 ms (V<sub>BADSOURCE</sub> <  $V_{SUPPLY} < V_{OVP}$ ), the buck converter starts up and normal operation continues. If the supply voltage falls below  $V_{BAD\_SOURCE}$  during the detection, the current sink shuts off for two seconds and then retries, a single 128-µs pulse is sent on the STAT and INT outputs and the STATx and FAULT\_x bits of the status registers and the battery/supply status registers are updated. The detection circuits retry continuously until either a new source is connected to the other input or a valid source is detected after the detection time. If during normal operation the source falls to  $V_{BAD\_SOURCE}$ , the BQ2416xx turns off the PWM converter, turns the battery FET on, sends a single 128-µs pulse is sent on the STAT and INT outputs and the STATx and FAULT\_x bits of the status registers, and the battery/supply status registers are updated. Once a good source is detected, the STATx and FAULT\_x bits are cleared and the device returns to normal operation.

If two supplies are connected, the supply with precedence is checked first. If the supply detection fails once, the device switches to the other supply for two seconds and then retries. This allows the priority supply to settle if the connection was jittery or the supply ramp was too slow to pass detection. If the priority supply fails the detection a second time, it is locked out and lower priority supply is used. Once the bad supply is locked out, it remains locked out until the supply voltage falls below UVLO. This prevents continuously switching between a weak supply and a good supply.

### 8.3.16.4 Input Overvoltage Protection

The built-in input overvoltage protection to protect the device and other downstream components against damage from overvoltage on the input supply (voltage from  $V_{USB}$  or  $V_{IN}$  to PGND). During normal operation, if  $V_{SUPPLY} > V_{OVP}$ , the BQ2416xx turns off the PWM converter, turns the battery FET and BGATE on, sends a single 128-µs pulse is sent on the STAT and INT outputs and the STATx and FAULT\_x bits of the status registers are updated. Once the OVP fault is removed, the STATx and FAULT\_x bits are cleared and the device returns to normal operation.



To allow operation with some unregulated adapters, the OVP circuit is not active during Bad Source Detection. This provides some time for the current sink to pull the unregulated adapter down into an acceptable range. If the adapter voltage is high at the end of the detection, the startup of the PWM converter does not occur. The OVP circuit is active during normal operation, so if the system standby current plus the charge current is not enough to pull down the source, operation is suspended.

### 8.3.16.5 Reverse Boost (Boost Back) Prevention Circuit

A buck converter has two operating modes, continuous conduction mode (CCM) and discontinuous conduction mode (DCM). In DCM, the inductor current ramps down to zero during the switching cycle while in CCM the inductor maintains a DC level of current. Transitioning from DCM to CCM during load transients, slows down the converter's transient response for those load steps, which can result in the SYS rail drooping. To achieve the fastest possible transient reponse for this charger, this charger's synchronous buck converter is forced to run in CCM even at light loads when the buck converter would typically revert to DCM. The challenge that presents itself when forcing CCM with a charger is that the output of the buck converter now has a power source. Thus, if the battery voltage, V(BAT), is ever greater than V<sub>BATREG</sub>, the inductor current goes fully negative and pushes current back to the input supply. This effect causes the input source voltage to rise if the input source cannot sink current. The input over-voltage protection circuit protects the IC from damage however some input sources may be damaged if the voltage rises. To prevent this, this charger has implemented a reverse boost prevention circuit. When reverse current is sensed that is not a result of the supplement comparator tripping, this circuit disables the internal battery FET and changes the feedback point to V<sub>SYSREG</sub> for 1 ms. After the 1-ms timeout, the BATFET is turned on again and the battery is tested to see if it is higher than V<sub>BATREG</sub> (negative current). The reverse current protection is only active when V<sub>BOVP</sub> > V<sub>BAT</sub> > V<sub>BATREG</sub> - V<sub>RCH</sub>. Having V<sub>BOVP</sub> > V<sub>BAT</sub> > V<sub>BATREG</sub> - V<sub>RCH</sub> results in an approximately 100-mV, 1000-Hz ripple on SYS as seen in Figure 8-7. The most common trigger for reverse boost prevention is a load transient on SYS that requires the charger to enter battery supplement mode. When the IC enters reverse boost prevention, the IC stops charging or exits charge done which may result in the battery never reaching full charge. With termination enabled and ITERM > 150 mA or with a high line impedance to the battery, the likelihood of activating the reverse boost prevention circuit is small and even when activated, the charger typically exits reverse boost prevention as the battery relaxes. With termination enabled and ITERM < 150 mA or with a low impedance battery, the likelihood of activating the reverse boost prevention circuit by a load transient or even the inductor ripple current is higher. In either case, the IC resumes charging until VBAT drops below VBATREG - VRCH, resulting in the battery always charging to at least 0.97 of full charge. If full charge is required with ITERM < 150 mA then the recommended solution to ensure full charge is as follows

1. SET the charger's enable no battery operation bit ( $EN_NOBATOP$ ) = 1 to disable the reverse boost prevention circuits. Brief, low-amplitude voltage pulses on IN may be observed as the IC enters boost back to resolve instances where VBAT is greater than the VBATREG, for example when exiting supplement mode. The I<sup>2</sup>C communication software must ensure that VBATREG is never written below VBAT. The IC automatically rewrites the VBATREG register to the default value of 3.6 V when existing HOST mode. For JEITA enabled ICs, the IC automatically lowers the voltage reference to 0.98 of the VBATREG value. The software must account for these instances as well.

2. Disable the charger's termination function and TS functions and use a gas gauge to control termination and TS through its independent voltage and current measurements.



Figure 8-7. V(SYS) When Reverse Boost Prevention Circuit is Active

## 8.3.17 Charge Status Outputs (STAT, INT)

The STAT output is used to indicate operation conditions for BQ2416xx. STAT is pulled low during charging when EN\_STAT bit in the control register (0x02h) is set to "1". When charge is complete or disabled, STAT is high impedance. When a fault occurs, a 128-µs pulse (interrupt) is sent out to notify the host. The status of STAT during different operation conditions is summarized in Table 8-1. STAT drives an LED for visual indication or can be connected to the logic rail for host communication. The EN\_STAT bit in the control register (00H) is used to enable/disable the charge status for STAT. The interrupt pulses are unaffected by EN\_STAT and will always be shown. The INT output is identical to STAT and is used to interface with a low voltage host processor.

#### Table 8-1. STAT Pin Summary

CHARGE STATE	STAT AND INT BEHAVIOR
Charge in progress and EN_STAT=1	Low
Other normal conditions	High-Impedance
Status Changes: Supply Status Change (plug in or removal), safety timer fault, watchdog expiration, sleep mode, battery temperature fault (TS), battery fault (OVP or absent), thermal shutdown	128-µs pulse, then High Impedance

## 8.3.18 Good Battery Monitor

The BQ2416xx contains a good battery monitor circuit that places the BQ2416xx into high-z mode if the battery voltage is above the BATGD threshold while in DEFAULT mode. This function is used to enable compliance to the battery charging standard that prevents charging from an un-enumerated USB host while the battery is above the good battery threshold. If the BQ2416xx is in HOST mode, it is assumed that USB host has been enumerated and the good battery circuit has no effect on charging.

## 8.4 Device Functional Modes

The state machine of the BQ2416x automatically changes primary states (Off, sleep, HiZ, charge disabled, charging, charge done, battery OVP, fault) based on data in the I<sup>2</sup>C registers, IN and USB pin voltages, BAT pin voltage and current flow, TS pin voltage, CD pin voltage and status of the safety timer. The BAT and TS pin voltages as well as current flow into the IN and USB pins, out of SYS pin and into/out of the BAT pin determine the charging sub-states, including conditioning, constant current (CC), CC with reduced charge current, constant voltage (CV) with reduced charge current.



### 8.5 Programming

### 8.5.1 Serial Interface Description

The BQ2416xx uses an I<sup>2</sup>C-compatible interface to program charge parameters. I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A host device, usually a microcontroller or a digital signal processor, controls the bus. The host is responsible for generating the SCL signal and device addresses. The host also generates specific conditions that indicate the START and STOP of data transfer. A target device receives and/or transmits data on the bus under control of the host device.

The BQ2416xx device works as a target and supports the following data transfer modes, as defined in the  $I^2C$  Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charging solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as battery voltage remains above 2.5 V (typical). The  $I^2C$  circuitry is powered from VBUS when a supply is connected. If the VBUS supply is not connected, the  $I^2C$  circuitry is powered from the battery through BAT. The battery voltage must stay above 2.5 V with no input connected in order to maintain proper operation.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ2416xx devices only support 7-bit addressing. The device 7-bit address is defined as '1101011' (6Bh).

#### 8.5.1.1 F/S Mode Protocol

The host initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 8-8. All I<sup>2</sup>C-compatible devices should recognize a start condition.




Figure 8-8. START and STOP Condition

The host then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the host ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 8-9). All devices recognize the address sent by the host and compare it to their internal fixed addresses. Only the target device with a matching address generates an acknowledge (see Figure 8-10) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the host knows that communication link with a target has been established.





Figure 8-9. Bit Transfer on the Serial Interface


#### **BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, BQ24168** SLUSAOOH – NOVEMBER 2011 – REVISED JULY 2022



The host generates further SCL cycles to either transmit data to the target (R/W bit 1) or receive data from the target (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the host or by the target, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the host generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 8-11). This releases the bus and stops the communication link with the addressed target. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the host needs sending a STOP condition to prevent the target I<sup>2</sup>C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section result in FFh being read out.











### 8.6 Register Maps

#### 8.6.1 Status/Control Register (READ/WRITE)

Memory location: 00, Reset state: 0xxx 0xxx

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	TMR_RST	Read/Write	Write: TMR_RST function, write "1" to reset the watchdog timer (auto clear) Read: Always 0 (BQ24160/1/3 only)
B6	STAT_2	Read only	000- No Valid Source Detected
B5	STAT_1	Read only	001- IN Ready (shows preferred source when both connected) 010- USB Ready (shows preferred source when both connected)
B4	STAT_0	Read only	011- Charging from USB 101- Charge Done 110- NA 111- Fault
B3	SUPPLY_SEL	Read/Write	0-IN has precedence when both supplies are connected 1-USB has precedence when both supplies are connected (default 0)
B2	FAULT_2	Read only	000-Normal
B1	FAULT_1	Read only	001- Thermal Shutdown 010- Battery Temperature Fault
B0 (LSB)	FAULT_0	Read only	010- Dattery remperature radii 011- Watchdog Timer Expired (BQ24160/1/1B/3 only) 100- Safety Timer Expired (BQ24160/1/1B/3 only) 101- IN Supply Fault 110- USB Supply Fault 111- Battery Fault

#### SUPPLY\_SEL Bit (Supply Precedence Selector)

The SUPPLY\_SEL bit selects which supply has precedence when both supplies are present. In cases where both supplies are connected, they must remain isolated from each other which means only one is allowed to charge the battery. Write a 1 to SUPPLY\_SEL to select the USB input to have precedence. Write a 0 to select the IN input.Note the following behavior when switching the SUPPLY\_SEL bit with both supplies attached:

- The BQ2416xx returns to high impedance mode
- The input supply is switched
- The BQ2416xx begins a full startup cycle starting with bad adapter detection then proceeding to soft-start

Similarly, if charging from the non-preferred supply when the preferred supply is attached, the BQ2416xx follows the same procedure.

#### STAT\_x and FAULT\_x Bits

The STAT\_x show the current status of the device and are updated dynamically as the IC changes state. The FAULT\_x bits show faults that have occurred and are only cleared by reading the bits, assuming the fault no longer exists. If multiple faults occur, the first one is the one that is shown.

#### 8.6.2 Battery/ Supply Status Register (READ/WRITE)

Memory location: 01, Reset state: xxxx 0xxx

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	INSTAT1	Read Only	00-Normal
B6	INSTAT0	Read Only	<ul> <li>01-Supply OVP</li> <li>10-Weak Source Connected (No Charging)</li> <li>11- V<sub>IN</sub><v<sub>UVLO</v<sub></li> </ul>
B5	USBSTAT1	Read Only	00-Normal
B4	USBSTAT0	Read Only	<ul> <li>O1-Supply OVP</li> <li>O1-Weak Source Connected (No Charging)</li> <li>11- V<sub>USB</sub><v<sub>UVLO</v<sub></li> </ul>
B3	OTG_LOCK	Read/Write	0 – No OTG supply present. Use USB input as normal. 1 – OTG supply present. Lockout USB input for charging. (default 0)

#### BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, BQ24168 SLUSAO0H – NOVEMBER 2011 – REVISED JULY 2022



BIT	NAME	READ/WRITE	FUNCTION
B2	BATSTAT1	Read Only	00-Battery Present and Normal
B1	BATSTAT0	Read Only	01-Battery OVP 10-Battery Not Present 11- NA
B0 (LSB)	EN_NOBATOP	Read/ Write	0-Normal Operation 1-Enables No Battery Operation when termination is disabled (default 0)

#### OTG\_LOCK Bit (USB Lockout)

The OTG\_LOCK bit is used to prevent any charging from USB input regardless of the SUPPLY\_SEL bit and IN supply status. For systems using OTG supplies, it is not desirable to charge from an OTG source. Doing so would mean draining the battery by allowing it to effectively charge itself. Write a "1" to OTG\_LOCK to lock out the USB input. Write a "0" to OTG\_LOCK to return to normal operation. During OTG lock, the USB input is ignored and DRV does not come up. The watchdog timer must be reset while in USB\_LOCK to maintain the USB lockout state. This prevents the USB input from being permanently locked out for cases where the host loses I<sup>2</sup>C communication with OTG\_LOCK set (for example, discharged battery from OTG operation). See the Safety Timer and Watchdog Timer section for more details.

#### **EN\_NOBATOP** (No Battery Operation)

The EN\_NOBATOP bit enables no battery operation. When using the BQ2416x without a battery attached, it is recommended to first disable charging, then disable charge termination and finally set this bit to 1. Setting this bit to 1 also disables the reverse boost prevention circuit and the BATOVP circuit. With a battery attached, setting this bit to 1 may be helpful to ensure full battery charging as explained in the reverse battery prevention circuit section. In the event of battery overvoltage (for example, recovery from large SYS load transient requiring supplement), the BATOVP protection circuit turns off the buck converter to allow the battery to discharge through SYS.

#### 8.6.3 Control Register (READ/WRITE)

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	RESET	Write only	Write: 1 – Reset all registers to default values 0 – No effect Read: always get 1
B6	IUSB_LIMIT_2	Read/Write	000 – USB2.0 host with 100-mA current limit
B5	IUSB_LIMIT_1	Read/Write	001 – USB3.0 host with 150-mA current limit 010 – USB2.0 host with 500-mA current limit
B4	IUSB_LIMIT_0	Read/Write	011 – USB host/charger with 800-mA current limit 100 – USB3.0 host with 900-mA current limit 101 – USB host/charger with 1500-mA current limit 110–111 – NA (default 000 <sup>(1)</sup> )
B3	EN_STAT	Read/Write	1 – Enable STAT output to show charge status, 0-Disable STAT output for charge status. Fault interrupts are still show even when EN_STAT = 0. (default 1)
B2	TE	Read/Write	1 – Enable charge current termination, 0-Disable charge current termination (default 1)
B1	CE	Read/Write	1 – Charging is disabled 0 – Charging enabled (default 0 BQ24160/1/1B/3/8)
B0 (LSB)	HZ_MODE	Read/Write	1 – High impedance mode 0 – Not high impedance mode (default 0)

Memory location: 02, Reset state: 1000 1100

(1) When in DEFAULT mode, the D+/D- (BQ24160) or PSEL (BQ24161/8) inputs determine the input current limit for the USB input.

#### **RESET Bit**

The RESET bit in the control register (0x02h) is used to reset all the charge parameters. Write 1 to RESET bit to reset all the registers to default values and place the BQ2416xx into DEFAULT mode and turn off the watchdog timer. The RESET bit is automatically cleared to zero once the BQ2416xx enters DEFAULT mode.

#### CE Bit (Charge Enable)

The CE bit in the control register (0x02h) is used to disable or enable the charge process. A low logic level (0) on this bit enables the charge and a high logic level (1) disables the charge. When charge is disabled, the SYS output regulates to VSYS(REG) and battery is disconnected from the SYS. Supplement mode is still available if the system load demands cannot be met by the supply.



#### HZ\_MODE Bit (High Impedance Mode Enable)

The HZ\_MODE bit in the control register (0x02h) is used to disable or enable the high impedance mode. A low logic level (0) on this bit enables the IC and a high logic level (1) puts the IC in a low quiescent current state called high impedance mode. When in high impedance mode, the converter is off and the battery FET and BGATE are on. The load on SYS is supplied by the battery.

#### 8.6.4 Control/Battery Voltage Register (READ/WRITE)

Memory location: 03, Reset state: 0001 0100

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	V <sub>BREG5</sub>	Read/Write	Battery Regulation Voltage: 640 mV (default 0)
B6	V <sub>BREG4</sub>	Read/Write	Battery Regulation Voltage: 320 mV (default 0)
B5	V <sub>BREG3</sub>	Read/Write	Battery Regulation Voltage: 160 mV (default 0)
B4	V <sub>BREG2</sub>	Read/Write	Battery Regulation Voltage: 80 mV (default 1)
B3	V <sub>BREG1</sub>	Read/Write	Battery Regulation Voltage: 40 mV (default 0)
B2	V <sub>BREG0</sub>	Read/Write	Battery Regulation Voltage: 20 mV (default 1)
B1	I <sub>INLIMIT</sub>	Read/Write	Input Limit for IN input- 0 $-$ 1.5 A 1 $-$ 2.5 A (default 0)
B0 (LSB)	D+/DEN	Read/Write	0 – Normal state, D+/D- Detection done 1 – Force D+/D– Detection. Returns to 0 after detection is done. (default 0)

- Charge voltage range is 3.5 V 4.44 V with the offset of 3.5 V and step of 20 mV (default 3.6 V).
- Before writing to increase VBATREG register following a BATOVP event (for example, IN or USB voltage is applied, IC remains in DEFAULT mode and then VBAT > 3.6 V is attached), toggle the HiZ bit or CD pin to clear the BATOVP fault.

#### 8.6.5 Vender/Part/Revision Register (READ only)

Memory location: 04, Reset state: 0100 0000

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	Vender2	Read only	Vender Code: bit 2 (default 0)
B6	Vender1	Read only	Vender Code: bit 1 (default 1)
B5	Vender0	Read only	Vender Code: bit 0 (default 0)
B4	PN1	Read only	For I <sup>2</sup> C Address 6Bh:
B3	PN0	Read only	00: BQ2416xx 01–11: Future product spins
B2	Revision2	Read only	000: Revision 1.0
B1	Revision1	Read only	001: Revision 1.1 010: Revision 2.0
B0 (LSB)	Revision0	Read only	011: Revision 2.1 100: Revision 2.2 101: Revision 2.3 110-111: Future Revisions

#### 8.6.6 Battery Termination/Fast Charge Current Register (READ/WRITE)

Memory location: 05, Reset state: 0011 0010

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	I <sub>CHRG4</sub>	Read/Write	Charge current: 1200 mA – (default 0)
B6	I <sub>CHRG3</sub>	Read/Write	Charge current: 600 mA – (default 0)
B5	I <sub>CHRG2</sub>	Read/Write	Charge current: 300 mA – (default 1)
B4	I <sub>CHRG1</sub>	Read/Write	Charge current: 150 mA – (default 1)
B3	I <sub>CHRG0</sub>	Read/Write	Charge current: 75 mA (default 0)
B2	I <sub>TERM2</sub>	Read/Write	Termination current sense voltage: 200 mA (default 0)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback 31

#### BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, BQ24168 SLUSAO0H – NOVEMBER 2011 – REVISED JULY 2022



BIT	NAME	READ/WRITE	FUNCTION
B1	I <sub>TERM1</sub>	Read/Write	Termination current sense voltage: 100 mA (default 1)
B0 (LSB)	I <sub>TERM0</sub>	Read/Write	Termination current sense voltage: 50 mA (default 0)

- Charge current sense offset is 550 mA and default charge current is 1000 mA.
- Termination threshold offset is 50 mA and default termination current is 150 mA

### 8.6.7 V<sub>IN-DPM</sub> Voltage/ DPPM Status Register

Memory location: 06, Reset state: xx00 0000

BIT	NAME	READ/WRITE	FUNCTION
B7(MSB)	MINSYS_STATUS	Read Only	1 – Minimum System Voltage mode is active (V <sub>BAT</sub> <v<sub>MINSYS) 0 – Minimum System Voltage mode is not active</v<sub>
B6	DPM_STATUS	Read Only	$1 - V_{IN}$ -DPM mode is active $0 - V_{IN}$ -DPM mode is not active
B5	V <sub>INDPM2(USB)</sub>	Read/Write	USB input V <sub>IN-DPM</sub> voltage: 320 mV (default 0)
B4	V <sub>INDPM1(USB)</sub>	Read/Write	USB input V <sub>IN-DPM</sub> voltage: 160 mV (default 0)
B3	V <sub>INDPM0(USB)</sub>	Read/Write	USB input V <sub>IN-DPM</sub> voltage: 80 mV (default 0)
B2	VINDPM2(IN)	Read/Write	IN input V <sub>IN-DPM</sub> voltage: 320 mV (default 0)
B1	V <sub>INDPM1(IN)</sub>	Read/Write	IN input V <sub>IN-DPM</sub> voltage: 160 mV (default 0)
B0(LSB)	VINDPM0(IN)	Read/Write	IN input V <sub>IN-DPM</sub> voltage: 80 mV (default 0)

+  $V_{IN-DPM}$  voltage offset is 4.20 V and default  $V_{IN-DPM}$  threshold is 4.20 V.

### 8.6.8 Safety Timer/ NTC Monitor Register (READ/WRITE)

Memory location: 07, Reset state: 1001 1xxx

BIT	NAME	READ/WRITE	FUNCTION				
B7 (MSB)	2XTMR_EN	Read/Write	1 – Timer slowed by 2x when in thermal regulation, input current limit, $V_{IN\_DPM}$ or DPPM 0 – Timer not slowed at any time (default 0) (BQ24160/1 only)				
B6	TMR_1	Read/Write	Safety Timer Time Limit –				
B5	TMR_2	Read/Write	00 – 27 minute fast charge 01 – 6 hour fast charge 10 – 9 hour fast charge 11 – Disable safety timers (default 00) (BQ24160/1 only)				
B4	NA	Read/Write	NA				
B3	TS_EN	Read/Write	0 – TS function disabled 1 – TS function enabled (default 1)				
B2	TS_FAULT1	Read only	TS Fault Mode:				
B1	TS_FAULT0	Read only	<ul> <li>00 – Normal, No TS fault</li> <li>01 – TS temp &lt; T<sub>COLD</sub> or TS temp &gt; T<sub>HOT</sub> (Charging suspended)</li> <li>10 – T<sub>COOL</sub> &gt; TS temp &gt; T<sub>COLD</sub> (Charge current reduced by half, BQ24160 only)</li> <li>11 – T<sub>WARM</sub> &lt; TS temp &lt; T<sub>HOT</sub> (Charge voltage reduced by 140 mV, BQ24160 on</li> </ul>				
B0 (LSB)	LOW_CHG	Read/ Write	0 – Charge current as programmed in Register 0x05 1 – Charge current is half programmed value in Register 0x05 (default 0)				

#### 2xTMR\_EN Bit (2x Timer Enable)

The 2xTMR\_EN bit is used to slow down the timer when charge current is reduced by the system load. When 2xTMR\_EN is a 1, the safety timer is slowed to half speed effectively doubling the timer time. The conditions that activate the 2x timer are: Input Current Limit,  $V_{INDPM}$ , Thermal Regulation, LOW\_CHG, BATSHRT and TS Cool. When 2xTMR\_EN is a 0, the timer operates at normal speed in all conditions.

#### LOW\_CHG Bit (Low Charge Mode Enable)

32 Submit Document Feedback



The LOW\_CHG bit is used to reduce the charge current from the programmed value. This feature is used by systems where battery NTC is monitored by the host and requires a reduced charge current setting or by systems that need a "preconditioning" current for low battery voltages. Write a 1 to this bit to charge at half of the programmed charge current (BQ24160/1/3/8). Write a 0 to this bit to charge at the programmed charge current.



# 9 Application and Implementation

## 9.1 Application Information

A typical application circuit using the BQ24160 with a smartphone's GSM power amplifier (PA) powered directly from the battery is shown in Figure 9-1. A typical application circuit using the BQ24161 with a smartphone's GSM PA powered from the SYS rail, to allow for calls even with a deeply discharged battery, is shown in Figure 9-2. Each circuit shows the minimum capacitance requirements for each pin and typical recommended inductance value of 1.5  $\mu$ H. The TS resistor divider for configuring the TS function for the battery's specific thermistor can be computed from equations Equation 1 and Equation 2. The resistor on STAT is sized per the LED current requirements. All other configuration settings for VINDPM, input current limit, charge current and charge voltage are made in EEPROM registers using I<sup>2</sup>C commands. Options for sizing the inductor outside the 1.5  $\mu$ H recommended value and additional SYS pin capacitance are explained in the next section.

## 9.2 Typical Application





Figure 9-1. BQ24160, Shown with no External Discharge FET, PA Connected to Battery





### Figure 9-2. BQ24161, Shown with External Discharge FET, PA Connected to System for GSM Call Support with a Deeply Discharged or No Battery

### 9.2.1 Design Requirements

		MIN	TYP	MAX	UNIT
Supply voltage, V <sub>IN</sub>	Input voltage from ac adapter	4.2		10	V
USB voltage, V <sub>USB</sub>	Input voltage from USB or equivalent supply			6	V
System voltage, V <sub>SYS</sub>	Voltage output at SYS terminal (depends on VBAT voltage and status of $V_{INDPM})$	3.3		VBATRE G+4.17%	V
Battery voltage, V <sub>BAT</sub>	Voltage output at VBAT terminal (registers set via I <sup>2</sup> C communication)	2	4.2	4.44	V
Supply current, I <sub>IN(MAX)</sub>	Maximum input current from ac adapter input (registers set via I <sup>2</sup> C communication)	1.5		2.5	A
Supply current, I <sub>USB(MAX)</sub>	Maximum input current from USB input (registers set via I <sup>2</sup> C communication)	0.1	0.5	1.5	A
Fast charge current, I <sub>CHRG(MAX)</sub>	Battery charge current (registers set via I <sup>2</sup> C communication)	0.550		2.5	A
Operating junction temperature range, T <sub>J</sub>				125	°C

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Output Inductor and Capacitor Selection Guidelines

When selecting an inductor, several attributes must be examined to find the right part for the application. First, the inductance value should be selected. The BQ2416xx is designed to work with 1.5- $\mu$ H to 2.2- $\mu$ H inductors. The chosen value will have an effect on efficiency and package size. Due to the smaller current ripple, some efficiency gain is reached using the 2.2- $\mu$ H inductor, however, due to the physical size of the inductor, this may not be a viable option. The 1.5- $\mu$ H inductor provides a good tradeoff between size and efficiency.

Once the inductance has been selected, the peak current must be calculated in order to choose the current rating of the inductor. Use Equation 5 to calculate the peak current.

$$I_{PEAK} = I_{LOAD(MAX)} \times \left(1 + \frac{\%_{RIPPPLE}}{2}\right)$$

(5)


#### **BQ24160, BQ24160A, BQ24161, BQ24161B, BQ24163, BQ24168** SLUSAO0H – NOVEMBER 2011 – REVISED JULY 2022



The inductor selected must have a saturation current rating greater than or equal to the calculated  $I_{PEAK}$ . Due to the high currents possible with the BQ2416xx, a thermal analysis must also be done for the inductor. Many inductors have a 40°C temperature-rise rating. The DC component of the current can cause a 40°C temperature rise above the ambient temperature in the inductor. For this analysis, the typical load current may be used adjusted for the duty cycle of the load transients. For example, if the application requires a 1.5-A DC load with peaks at 2.5 A 20% of the time, a  $\Delta$ 40°C temperature rise current must be greater than 1.7 A:


$$I_{\text{TEMPRISE}} = I_{\text{LOAD}} + D \times (I_{\text{PEAK}} - I_{\text{LOAD}}) = 1.5A + 0.2 \times (2.5A - 1.5A) = 1.7A$$
 (6)

The BQ2416xx provides internal loop compensation. Using this scheme, the BQ2416xx is stable with 10  $\mu$ F to 200  $\mu$ F of local capacitance on the SYS output. The capacitance on the SYS rail can be higher if distributed amongst the rail. To reduce the output voltage ripple, a ceramic capacitor with the capacitance between 10  $\mu$ F and 47  $\mu$ F is recommended for local bypass to SYS. A 47- $\mu$ F bypass capacitor is recommended for optimal transient response.



### 9.2.3 Application Curves







## **10 Power Supply Recommendations**

## 10.1 Requirements for SYS Output

In order to provide an output voltage on SYS, the BQ2416xx requires either a power supply between 4.2 V and 6.0 V for USB input on all versions, 4.2 V and 6.0 V for IN input on BQ24168 and 4.2 V and 10.0 V on the remaining versions with at least 100-mA current rating connected to IN or USB or a single-cell Lilon battery with voltage >  $V_{BATUVLO}$  connected to BAT. The source current rating needs to be at least 2.5 A in order for the charger's buck converter to provide maximum output power to SYS.

### **10.2 Requirements for Charging**

In order for charging to occur, the source voltage as measured at the IC's USB or IN pins (factoring in cable/ trace losses from the source) must be greater than the VINDPM threshold (but less than the maximum values above) and the source's current rating must be higher than the buck converter needs to provide the load on SYS. For charging at a desired charge current of I<sub>CHRG</sub>, V<sub>USBorIN</sub>x I<sub>USBorIN</sub> x  $\eta > V_{SYS} x$  (I<sub>SYS</sub>+ I<sub>CHRG</sub>) where  $\eta$  is the efficiency estimate from Figure 7-1 or Figure 7-2 and V<sub>SYS</sub> = V<sub>BAT</sub> when V<sub>BAT</sub> charges above V<sub>MINSYS</sub>. The charger limits I<sub>USBorIN</sub> to that input's current limit setting. With I<sub>SYS</sub> = 0 A, the charger consumes maximum power at the end of CC mode, when the voltage at the BAT pin is near V<sub>BATREG</sub> but I<sub>CHRG</sub> has not started to taper off toward I<sub>TERM</sub>.



## 11 Layout


## 11.1 Layout Guidelines


It is important to pay special attention to the PCB layout. Figure 11-1 provides a sample layout for the high current paths of the BQ2416xx. A list of layout guidelines follows.

- To obtain optimal performance, the power input capacitors, connected from the PMID input to PGND, must be placed as close as possible to the BQ2416xx
- Minimize the amount of inductance between BAT and the postive connection of the battery terminal. If a large parasitic board inductance on BAT is expected, increase the bypass capacitance on BAT.
- Place 4.7-µF input capacitor as close to PMID\_ pin and PGND pin as possible to make high frequency current loop area as small as possible. Place 1-µF input capacitor GNDs as close to the respective PMID cap GND and PGND pins as possible to minimize the ground difference between the input and PMID\_.
- The traces from the input connector to the inputs of the BQ2416xx should be as wide as possible to minimize the impedance in the line. Although the VINDPM feature will allow operation from input sources having high resistances(impedances), the BQ2416xx input pins (IN and USB) have been optimized to connect to input sources with no more than 350 mΩ of input resistance, including cables and PCB traces
- The local bypass capacitor from SYS to GND should be connected between the SYS pin and PGND of the IC. The intent is to minimize the current path loop area from the SW pin through the LC filter and back to the PGND pin.
- Place all decoupling capacitors close to their respective IC pins and as close as to PGND (do not place components such that routing interrupts power stage currents). All small control signals should be routed away from the high-current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components). It is also recommended to put vias inside the PGND pads for the IC, if possible. A star ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is no ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into IN, USB, BAT, SYS and from the SW pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET.
- For high-current applications, the balls for the power paths should be connected to as much copper in the board as possible. This allows better thermal performance because the board conducts heat away from the IC.



### 11.2 Layout Example





VQFN





## 12 Device and Documentation Support

### **12.1 Device Support**

### **12.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24160ARGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	BQ 24160A	Samples
BQ24160ARGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	BQ 24160A	Samples
BQ24160RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24160	Samples
BQ24160RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24160	Samples
BQ24160YFFR	ACTIVE	DSBGA	YFF	49	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24160	Samples
BQ24160YFFT	ACTIVE	DSBGA	YFF	49	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24160	Samples
BQ24161BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24161B	Samples
BQ24161BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24161B	Samples
BQ24161BYFFR	ACTIVE	DSBGA	YFF	49	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		BQ24161B	Samples
BQ24161RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24161	Samples
BQ24161RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24161	Samples
BQ24161YFFR	ACTIVE	DSBGA	YFF	49	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24161	Samples
BQ24161YFFT	ACTIVE	DSBGA	YFF	49	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24161	Samples
BQ24163RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24163	Samples
BQ24163RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24163	Samples
BQ24163YFFR	ACTIVE	DSBGA	YFF	49	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24163	Samples
BQ24163YFFT	ACTIVE	DSBGA	YFF	49	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24163	Samples
BQ24168RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24168	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24168RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24168	Samples
BQ24168YFFR	ACTIVE	DSBGA	YFF	49	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24168	Samples
BQ24168YFFT	ACTIVE	DSBGA	YFF	49	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24168	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## PACKAGE OPTION ADDENDUM

TEXAS


NSTRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina	 				<b>.</b>							r
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24160ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24160ARGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24160RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24160RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24160YFFR	DSBGA	YFF	49	3000	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24160YFFT	DSBGA	YFF	49	250	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24161BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24161BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24161BYFFR	DSBGA	YFF	49	3000	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24161RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24161RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24161YFFR	DSBGA	YFF	49	3000	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24161YFFT	DSBGA	YFF	49	250	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24163RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24163RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24163YFFR	DSBGA	YFF	49	3000	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1

# PACKAGE MATERIALS INFORMATION




www.ti.com

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24163YFFT	DSBGA	YFF	49	250	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24168RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24168RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24168YFFR	DSBGA	YFF	49	3000	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1
BQ24168YFFT	DSBGA	YFF	49	250	180.0	8.4	2.93	2.93	0.81	4.0	8.0	Q1



# PACKAGE MATERIALS INFORMATION



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24160ARGER	VQFN	RGE	24	3000	346.0	346.0	33.0
BQ24160ARGET	VQFN	RGE	24	250	182.0	182.0	20.0
BQ24160RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
BQ24160RGET	VQFN	RGE	24	250	182.0	182.0	20.0
BQ24160YFFR	DSBGA	YFF	49	3000	182.0	182.0	20.0
BQ24160YFFT	DSBGA	YFF	49	250	182.0	182.0	20.0
BQ24161BRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
BQ24161BRGET	VQFN	RGE	24	250	182.0	182.0	20.0
BQ24161BYFFR	DSBGA	YFF	49	3000	182.0	182.0	20.0
BQ24161RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
BQ24161RGET	VQFN	RGE	24	250	182.0	182.0	20.0
BQ24161YFFR	DSBGA	YFF	49	3000	182.0	182.0	20.0
BQ24161YFFT	DSBGA	YFF	49	250	182.0	182.0	20.0
BQ24163RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
BQ24163RGET	VQFN	RGE	24	250	182.0	182.0	20.0
BQ24163YFFR	DSBGA	YFF	49	3000	182.0	182.0	20.0
BQ24163YFFT	DSBGA	YFF	49	250	182.0	182.0	20.0
BQ24168RGER	VQFN	RGE	24	3000	346.0	346.0	33.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24168RGET	VQFN	RGE	24	250	182.0	182.0	20.0
BQ24168YFFR	DSBGA	YFF	49	3000	182.0	182.0	20.0
BQ24168YFFT	DSBGA	YFF	49	250	182.0	182.0	20.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGE0024H**

# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGE0024H**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **RGE0024H**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



YFF (R-XBGA-N49)

DIE-SIZE BALL GRID ARRAY



B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated