1 Features
- Ultra Low Power DC-DC Boost Charger
  - Cold-start Voltage: VIN ≥ 330 mV
  - Continuous Energy Harvesting From VIN as low as 100 mV
  - Input Voltage Regulation Prevents Collapsing High Impedance Input Sources
  - Full Operating Quiescent Current of 488 nA (typical)
  - Ship Mode with < 5 nA From Battery
- Energy Storage
  - Energy can be Stored to Re-chargeable Li-ion Batteries, Thin-film Batteries, Super-capacitors, or Conventional Capacitors
- Battery Charging and Protection
  - Internally Set Undervoltage Level
  - User Programmable Overvoltage Levels
- Battery Good Output Flag
  - Programmable Threshold and Hysteresis
  - Warn Attached Microcontrollers of Pending Loss of Power
  - Can be Used to Enable or Disable System Loads
- Programmable Step Down Regulated Output (Buck)
  - High Efficiency up to 93%
  - Supports Peak Output Current up to 110 mA (typical)
- Programmable Maximum Power Point Tracking (MPPT)
  - Provides Optimal Energy Extraction From a Variety of Energy Harvesters including Solar Panels, Thermal and Piezo Electric Generators

2 Applications
- Energy Harvesting
- Solar Chargers
- Thermal Electric Generator (TEG) Harvesting
- Wireless Sensor Networks (WSN)
- Low Power Wireless Monitoring
- Environmental Monitoring
- Bridge and Structural Health Monitoring (SHM)
- Smart Building Controls
- Portable and Wearable Health Devices
- Entertainment System Remote Controls

3 Description
The bq25570 device is specifically designed to efficiently extract microwatts (µW) to milliwatts (mW) of power generated from a variety of high output impedance DC sources like photovoltaic (solar) or thermal electric generators (TEG) without collapsing those sources. The battery management features ensure that a rechargeable battery is not overcharged by this extracted power, with voltage boosted, or depleted beyond safe limits by a system load. In addition to the highly efficient boosting charger, the bq25570 integrates a highly efficient, nano-power buck converter for providing a second power rail to systems such as wireless sensor networks (WSN) which have stringent power and operational demands. All the capabilities of bq25570 are packed into a small foot-print 20-lead 3.5-mm x 3.5-mm QFN package (RGR).

Device Information(1)

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>bq25570</td>
<td>VQFN (20)</td>
<td>3.50 mm × 3.50 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Schematic

Charger Efficiency vs Input Voltage
Table of Contents

1 Features ................................................................. 1
2 Applications ............................................................ 1
3 Description ............................................................. 1
4 Revision History ....................................................... 2
5 Pin Configuration and Functions ................................. 4
6 Specifications .......................................................... 5
   6.1 Absolute Maximum Ratings .................................. 5
   6.2 ESD Ratings ....................................................... 5
   6.3 Recommended Operating Conditions ....................... 5
   6.4 Thermal Information ............................................. 6
   6.5 Electrical Characteristics ...................................... 6
   6.6 Electrical Characteristics ...................................... 8
   6.7 Typical Characteristics ....................................... 9
7 Detailed Description .................................................. 13
   7.1 Overview .......................................................... 13
   7.2 Functional Block Diagram .................................... 14
   7.3 Feature Description ............................................. 14
8 Application and Implementation .................................. 21
   8.1 Application Information ....................................... 21
   8.2 Typical Applications ........................................... 24
9 Power Supply Recommendations ................................. 33
10 Layout ................................................................. 33
   10.1 Layout Guidelines ............................................. 33
   10.2 Layout Example ................................................ 34
   10.3 Thermal Considerations ...................................... 35
11 Device and Documentation Support ............................. 36
   11.1 Device Support ................................................ 36
   11.2 Documentation Support ..................................... 36
   11.3 Trademarks .................................................... 36
   11.4 Electrostatic Discharge Caution ............................. 36
   11.5 Glossary ........................................................ 36
12 Mechanical, Packaging, and Orderable Information ......... 36

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (December 2014) to Revision E Page
   • Changed the Test Condition for P_IN(CS) in the Electrical Characteristics .............................................................. 6
   • Changed the values for P_IN(CS) in the Electrical Characteristics From: TYP = 5 To: TYP = 15.............................................. 6
   • Changed CBYP = 0.1 µF To: CBYP = 0.01 µF in Detailed Design Procedure...................................................... 24
   • Changed CBYP = 0.1 µF To: CBYP = 0.01 µF in Detailed Design Procedure...................................................... 27
   • Changed CBYP = 0.1 µF To: CBYP = 0.01 µF in Detailed Design Procedure...................................................... 30

Changes from Revision C (December 2013) to Revision D Page
   • Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................................................. 1

Changes from Revision B (September 2013) to Revision C Page
   • Changed Feature: Continuous Energy Harvesting From Input Sources as low as 120 mV To: Continuous Energy Harvesting From Input Sources as low as 100 mV .............................................................. 1
   • Changed Feature From: High Efficiency up to 98% To: High Efficiency up to 93% .............................................................. 1
   • Changed text in the Description From: can continue to harvest energy down to V_IN = 120 mV. To: can continue to harvest energy down to V_IN = 100 mV. .............................................................. 1
   • Changed Peak Input Power in the Absolute Maximum Ratings table From: MAX = 400 mW To: MAX = 510 mW .............. 5
   • Changed VIN(DC) in the Recommended Operating Conditions table From: MIN = 0.12 V MAX = 4 V To: MIN = 0.1 V MAX = 5.1 V .............................................................. 5
   • Changed VIN(DC) in the Electrical Characteristics table From: MIN = 120 mV MAX = 4000 mV To: MIN = 100 mV MAX = 5100 mV .............................................................. 6
   • Changed PIN in the Electrical Characteristics table From: MAX = 400 mW To: MAX = 510 mW .............................................................. 6
   • Added VDELT, VBAT_OV - VIN(DC) to the ELECTRICAL CHARACTERISTICS table .............................................................. 7
   • Changed VOUT_EN(H) From: VSTOR - 0.2 To: VSTOR - 0.4 in the ELECTRICAL CHARACTERISTICS table .............................................................. 7
Changes from Revision A (September 2013) to Revision B

• Changed values in the Thermal Information table...

Changes from Original (March 2013) to Revision A

• Changed the data sheet from a Product Brief to Production data...
## 5 Pin Configuration and Functions

### Pin Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>NO.</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>5</td>
<td>I</td>
<td>Active low digital programming input for enabling/disabling the IC. Connect to GND to enable the IC.</td>
</tr>
<tr>
<td>LBOOST</td>
<td>20</td>
<td>I/O</td>
<td>Inductor connection for the boost charger switching node. Connect a 22 µH inductor between this pin and pin 2 (VIN_DC).</td>
</tr>
<tr>
<td>LBUCK</td>
<td>16</td>
<td>I/O</td>
<td>Inductor connection for the buck converter switching node. Connect at least a 4.7 µH inductor between this pin and pin 14 (VOUT).</td>
</tr>
<tr>
<td>NC</td>
<td>9</td>
<td>I</td>
<td>Connect to ground using the IC’s PowerPAD™.</td>
</tr>
<tr>
<td>NC</td>
<td>17</td>
<td>I</td>
<td>Connect to ground using the IC’s PowerPAD.</td>
</tr>
<tr>
<td>OK_HYST</td>
<td>10</td>
<td>I</td>
<td>Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT_OK hysteresis threshold. If not used, connect this pin to GND.</td>
</tr>
<tr>
<td>OK_PROG</td>
<td>11</td>
<td>I</td>
<td>Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT_OK threshold. If not used, connect this pin to GND.</td>
</tr>
<tr>
<td>VBAT</td>
<td>18</td>
<td>I/O</td>
<td>Connect a rechargeable storage element with at least 100uF of equivalent capacitance between this pin and either VSS pin.</td>
</tr>
<tr>
<td>VBAT_OK</td>
<td>13</td>
<td>O</td>
<td>Digital output for battery good indicator. Internally referenced to the VSTOR voltage. Leave floating if not used.</td>
</tr>
<tr>
<td>VBAT_OV</td>
<td>7</td>
<td>I</td>
<td>Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT overvoltage threshold.</td>
</tr>
<tr>
<td>VIN_DC</td>
<td>2</td>
<td>I</td>
<td>DC voltage input from energy harvesting source. Connect at least a 4.7 µF capacitor as close as possible between this pin and pin 1.</td>
</tr>
<tr>
<td>VOC_SAMP</td>
<td>3</td>
<td>I</td>
<td>Sampling pin for MPPT network. Connect to VSTOR to sample at 80% of input source open circuit voltage. Connect to GND for 50% or connect to the mid-point of external resistor divider between VIN_DC and GND.</td>
</tr>
<tr>
<td>VOUT</td>
<td>14</td>
<td>O</td>
<td>Buck converter output. Connect at least 22 µF output capacitor between this pin and pin 15 (VSS).</td>
</tr>
<tr>
<td>VOUT_EN</td>
<td>6</td>
<td>I</td>
<td>Active high digital programming input for enabling/disabling the buck converter. Connect to VSTOR to enable the buck converter.</td>
</tr>
<tr>
<td>VOUT_SET</td>
<td>12</td>
<td>I</td>
<td>Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VOUT regulation set point.</td>
</tr>
<tr>
<td>VREF_SAMP</td>
<td>4</td>
<td>I</td>
<td>Connect a 0.01-µF low-leakage capacitor from this pin to GND to store the voltage to which VIN_DC will be regulated. This voltage is provided by the MPPT sample circuit.</td>
</tr>
</tbody>
</table>
Pin Functions (continued)

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>NO.</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>VRDIV</td>
<td>8</td>
<td>O</td>
<td>Connect high side of resistor divider networks to this biasing voltage.</td>
<td></td>
</tr>
<tr>
<td>VSS</td>
<td>1</td>
<td>I</td>
<td>Power ground for the boost charger.</td>
<td></td>
</tr>
<tr>
<td>VSS</td>
<td>15</td>
<td>—</td>
<td>Power ground for the buck converter and analog/signal ground for the resistor dividers and VREF_SAMP capacitor.</td>
<td></td>
</tr>
<tr>
<td>VSTOR</td>
<td>19</td>
<td>O</td>
<td>Connection for the output of the boost charger. Connect at least a 4.7 µF capacitor in parallel with a 0.1 µF capacitor as close as possible to between this pin and pin 1 (VSS).</td>
<td></td>
</tr>
</tbody>
</table>

6 Specifications

6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>−0.3</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Peak Input Power, PIN_PK</td>
<td></td>
<td>510</td>
<td>mW</td>
</tr>
<tr>
<td>Operating junction temperature, T_J</td>
<td>−40</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>Storage temperature, T_stg</td>
<td>−65</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>Electrostatic discharge</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)</td>
<td>±2000</td>
<td>V</td>
</tr>
<tr>
<td>Charged-device model (CDM), per JEDEC specification JESD22-C101(2)</td>
<td>±500</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN(DC)</td>
<td>DC input voltage into VIN_DC(1)</td>
<td>0.1</td>
<td>5.1</td>
<td>V</td>
</tr>
<tr>
<td>VBAT, VOUT</td>
<td>Voltage range(2)</td>
<td>2</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>CIN</td>
<td>Capacitance on VIN_DC pin</td>
<td>4.7</td>
<td></td>
<td>µF</td>
</tr>
<tr>
<td>CSTOR</td>
<td>Capacitance on VSTOR pin</td>
<td>4.7</td>
<td></td>
<td>µF</td>
</tr>
<tr>
<td>COUT</td>
<td>Capacitance on VOUT pin</td>
<td>10</td>
<td>22</td>
<td>µF</td>
</tr>
<tr>
<td>CBAT</td>
<td>Capacitance or battery with at least the same equivalent capacitance on VBAT pin</td>
<td>100</td>
<td></td>
<td>µF</td>
</tr>
<tr>
<td>CREF</td>
<td>Capacitance on VREF_SAMP that stores the samped VIN reference</td>
<td>9</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>R_OC1 + R_OC2</td>
<td>Total resistance for setting for MPPT reference if needed</td>
<td>18</td>
<td>20</td>
<td>22</td>
</tr>
<tr>
<td>R_OK1 + R_OK2 + R_OK3</td>
<td>Total resistance for setting VBAT_OK threshold voltage.</td>
<td>11</td>
<td>13</td>
<td>15</td>
</tr>
<tr>
<td>R_OUT1 + R_OUT2</td>
<td>Total resistance for setting VOUT threshold voltage.</td>
<td>11</td>
<td>13</td>
<td>15</td>
</tr>
<tr>
<td>R_OV1 + R_OV2</td>
<td>Total resistance for setting VBAT_OV voltage.</td>
<td>11</td>
<td>13</td>
<td>15</td>
</tr>
<tr>
<td>L1</td>
<td>Inductance on LBOOST pin</td>
<td>22</td>
<td></td>
<td>µH</td>
</tr>
<tr>
<td>L2</td>
<td>Inductance on LBUCK pin</td>
<td>4.7</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>T_A</td>
<td>Operating free air ambient temperature</td>
<td>−40</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Maximum input power ≤ 400 mW. Cold start has been completed
(2) VBAT_OV setting must be higher than VIN_DC

Copyright © 2013–2015, Texas Instruments Incorporated
Recommended Operating Conditions (continued)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_J$ (Operating junction temperature)</td>
<td></td>
<td>−40</td>
<td>105</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>bq25570</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{JA}$ (Junction-to-ambient thermal resistance)</td>
<td>34.6</td>
<td>°C/W</td>
</tr>
<tr>
<td>$R_{JC(top)}$ (Junction-to-case (top) thermal resistance)</td>
<td>49.0</td>
<td></td>
</tr>
<tr>
<td>$R_{JB}$ (Junction-to-board thermal resistance)</td>
<td>12.5</td>
<td></td>
</tr>
<tr>
<td>$\Psi_{JT}$ (Junction-to-top characterization parameter)</td>
<td>0.5</td>
<td></td>
</tr>
<tr>
<td>$\Psi_{JB}$ (Junction-to-board characterization parameter)</td>
<td>12.6</td>
<td></td>
</tr>
<tr>
<td>$R_{JC(bot)}$ (Junction-to-case (bottom) thermal resistance)</td>
<td>1.0</td>
<td></td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over recommended temperature range, typical values are at $T_J = 25°C$. Unless otherwise noted, specifications apply for conditions of $V_{STOR} = 4.2$ V, $V_{OUT} = 1.8$ V. External components, $C_{IN} = 4.7 \mu F$, $L_1 = 22 \mu H$, $C_{STOR} = 4.7 \mu F$, $L_2 = 10 \mu H$, $C_{OUT} = 22 \mu F$

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN(DC)}$</td>
<td>DC input voltage into $VIN_{DC}$</td>
<td>Cold-start completed</td>
<td>100</td>
<td>5100</td>
<td>mV</td>
</tr>
<tr>
<td>$I_{CHG(CBC_LIM)}$</td>
<td>Cycle-by-cycle current limit of charger</td>
<td>$0.5V &lt; V_{IN} &lt; 4.0$ V; $V_{STOR} = 4.2$ V</td>
<td>230</td>
<td>285</td>
<td>mA</td>
</tr>
<tr>
<td>$P_{IN}$</td>
<td>Input power range for normal charging</td>
<td>$V_{BAT_{OV}} &gt; V_{STOR} &gt; V_{STOR_{CHGEN}}$</td>
<td>0.005</td>
<td>510</td>
<td>mW</td>
</tr>
<tr>
<td>$V_{IN(CS)}$</td>
<td>Minimum input voltage for cold start circuit to start charging $V_{STOR}$</td>
<td>$V_{BAT} &lt; V_{BAT_{UV}}$; $V_{STOR} = 0$ V; $0°C &lt; T_J &lt; 85°C$</td>
<td>330</td>
<td>400</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{STOR_{CHGEN}}$</td>
<td>Voltage on $V_{STOR}$ when cold start operation ends and normal charger operation commences</td>
<td>1.6</td>
<td>1.73</td>
<td>1.9</td>
<td>V</td>
</tr>
<tr>
<td>$P_{IN(CS)}$</td>
<td>Minimum cold-start input power for $V_{STOR}$ to reach $V_{STOR_{CHGEN}}$ and allow normal charging to commence</td>
<td>$V_{STOR} &lt; V_{STOR_{CHGEN}}$; $V_{IN(CS)}$ clamped to $0 V$</td>
<td>15</td>
<td></td>
<td>µW</td>
</tr>
<tr>
<td>$I_{BAT_HOT_PLUG}$</td>
<td>Time for which switch between $V_{STOR}$ and $V_{BAT}$ closes when battery is hot plugged into $V_{BAT}$</td>
<td>Battery resistance = 300 Ω; Battery voltage = 3.3 V</td>
<td>50</td>
<td></td>
<td>ms</td>
</tr>
</tbody>
</table>

QUIESCENT CURRENTS

<table>
<thead>
<tr>
<th>$I_Q$</th>
<th>$EN = 0$, $VOUT_{EN} = 1$ - Full operating mode</th>
<th>$VIN_{DC} = 0$ V; $VSTOR = 2.1V$; $T_J = 25°C$</th>
<th>488</th>
<th>700</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$VIN_{DC} = 0$ V; $VSTOR = 2.1V$; $−40°C &lt; T_J &lt; 85°C$</td>
<td></td>
<td>900</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$EN = 0$, $VOUT_{EN} = 0$ - Partial standby mode</td>
<td>$VSTOR = 0$ V; $T_J = 25°C$</td>
<td>$VIN_{DC} = 0$ V; $VSTOR = 2.1V$; $−40°C &lt; T_J &lt; 85°C$</td>
<td>445</td>
<td>615</td>
<td>nA</td>
</tr>
<tr>
<td>$EN = 1$, $VOUT_{EN} = x$ - Ship mode</td>
<td>$VSTOR = VIN_{DC} = 0$ V</td>
<td>$VIN_{DC} = 2.1$ V; $T_J = 25°C$; $VSTOR = VIN_{DC} = 0$ V</td>
<td>1</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$VIN_{DC} = 2.1$ V; $−40°C &lt; T_J &lt; 85°C$; $VSTOR = VIN_{DC} = 0$ V</td>
<td>$VSTOR = VIN_{DC} = 0$ V</td>
<td>30</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MOSFET RESISTANCES

---

Submit Documentation Feedback
### Electrical Characteristics (continued)

Over recommended temperature range, typical values are at \( T_A = 25^\circ\text{C} \). Unless otherwise noted, specifications apply for conditions of VSTOR = 4.2 V, VOUT = 1.8 V. External components, CIN = 4.7 µF, L1 = 22 µH, CSTOR = 4.7 µF, L2 = 10 µH, COUT = 22 µF.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{DS(ON)-BAT} )</td>
<td>VBAT = 4.2 V</td>
<td>0.95</td>
<td>1.50</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>( R_{DS(ON)-CHG} )</td>
<td>VBAT = 4.2 V</td>
<td>0.70</td>
<td>0.90</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>( R_{DS(ON)-BUCK} )</td>
<td>VBAT = 4.2 V</td>
<td>2.30</td>
<td>3.00</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>( f_{SW-CHG} )</td>
<td></td>
<td>1</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{SW-BUCK} )</td>
<td></td>
<td>500</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{TEMP-SD} )</td>
<td></td>
<td>125</td>
<td>C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### BATTERY MANAGEMENT

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VBAT_OV</td>
<td>VBAT increasing</td>
<td>2.2</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VBAT_OV_HYST</td>
<td>VBAT decreasing; VBAT_OV = 5.25V</td>
<td>24</td>
<td>55</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VDELT A</td>
<td>VBAT_OV - VIN(DC)</td>
<td>400</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VBAT_UV</td>
<td>VBAT decreasing</td>
<td>1.91</td>
<td>1.95</td>
<td>2.0</td>
<td>V</td>
</tr>
<tr>
<td>VBAT_UV_HYST</td>
<td>VBAT increasing</td>
<td>15</td>
<td>32</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VBAT_OK_HYST</td>
<td>VBAT increasing</td>
<td>0.2</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VBAT_OK_PROG</td>
<td>VBAT decreasing</td>
<td>0.3</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VBAT_OK_OK_HYST</td>
<td>Selected resistors are 0.1% tolerance</td>
<td>0.8%</td>
<td>2%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VBAT_OK(H)</td>
<td>VBAT_OK (High) threshold voltage</td>
<td>Load = 10 µA</td>
<td>VSTOR – 200</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VBAT_OK(L)</td>
<td>VBAT_OK (Low) threshold voltage</td>
<td>Load = 10 µA</td>
<td>100</td>
<td>mV</td>
<td></td>
</tr>
</tbody>
</table>

#### ENABLE THRESHOLDS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( E\bar{N}(H) )</td>
<td>VBAT = 4.2V</td>
<td>0.2</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( E\bar{N}(L) )</td>
<td>VBAT = 4.2V</td>
<td>0.3</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOUT_EN(H)</td>
<td>VSTOR = 4.2V</td>
<td>0.4</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOUT_EN(L)</td>
<td>VSTOR = 4.2V</td>
<td>0.3</td>
<td></td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

#### BIAS and MPPT CONTROL STAGE

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOC_SAMPLE</td>
<td></td>
<td>16</td>
<td></td>
<td>s</td>
<td></td>
</tr>
<tr>
<td>VOC_STLG</td>
<td>Device not switching</td>
<td>256</td>
<td></td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>VIN_REG</td>
<td>0.5 V &lt; VIN &lt; 4 V; IIN(DC) = 10 mA</td>
<td>10%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPPT_80</td>
<td>VSTOR – 0.015</td>
<td></td>
<td></td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
Electrical Characteristics (continued)

Over recommended temperature range, typical values are at $T_A = 25^\circ$C. Unless otherwise noted, specifications apply for conditions of $VSTOR = 4.2$ V, $VOUT = 1.8$ V. External components, $CIN = 4.7$ µF, $L1 = 22$ µH, $CSTOR = 4.7$ µF, $L2 = 10$ µH, $COUT = 22$ µF.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPPT_50</td>
<td>Voltage on $VOC_{SAMP}$ to set MPPT threshold to 0.50 of open circuit voltage of $VIN_{DC}$</td>
<td>15</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VBIAS</td>
<td>Internal reference for the programmable voltage thresholds</td>
<td>$VSTOR \geq VSTOR_{CHGEN}$</td>
<td>1.205</td>
<td>1.21</td>
<td>1.217</td>
</tr>
</tbody>
</table>

6.6 Electrical Characteristics

Over recommended ambient temperature range, typical values are at $T_A = 25^\circ$C. Unless otherwise noted, specifications apply for conditions of $VSTOR = 4.2$ V, $VOUT = 1.8$ V. External components, $CIN = 4.7$ µF, $L1 = 22$ µH, $CSTOR = 4.7$ µF, $L2 = 10$ µH, $COUT = 22$ µF.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOUT</td>
<td>Output regulation (excluding resistor tolerance error)</td>
<td>$I_{OUT} = 10$ mA; $1.3$ V &lt; $VOUT &lt; 3.3$ V</td>
<td>~2%</td>
<td>2%</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Output line regulation</td>
<td>$I_{OUT} = 10$ mA; $VSTOR = 2.1$ V to 5.5 V, $COUT = 22$ µF</td>
<td>0.09</td>
<td>0% V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Output load regulation</td>
<td>$I_{OUT} = 100$ µA to 95 mA; $VSTOR = 3.6$ V, $COUT = 22$ µF</td>
<td>-0.01</td>
<td>0% mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Output ripple</td>
<td>$VSTOR = 4.2$V, $I_{OUT} = 1$ mA, $COUT = 22$ µF</td>
<td>30</td>
<td>mVpp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Programmable voltage range for output voltage threshold</td>
<td>$VSTOR = 3.6$ V, $COUT = 22$ µF</td>
<td>1.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$VSTOR = 4.2$ V, $I_{OUT} = 1$ mA, $COUT = 22$ µF</td>
<td>0.2</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>IOUT</td>
<td>Output Current</td>
<td>$VSTOR = 3.3$ V; $VOUT = 1.8$ V</td>
<td>93</td>
<td>110</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Startup time with $EN$ low and $VOUT_{EN}$ transition to high (Standby Mode)</td>
<td>$COUT = 22$ µF</td>
<td>250</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Startup time with $VOUT_{EN}$ high and $EN$ transition from high to low (Ship Mode)</td>
<td>$COUT = 22$ µF</td>
<td>100</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>I_BUCK(CBC-LIM)</td>
<td>Cycle-by-cycle current limit of buck converter</td>
<td>$2.4$ V &lt; $VSTOR &lt; 5.5$ V; $1.3$ V &lt; $VOUT &lt; 3.3$ V</td>
<td>160</td>
<td>185</td>
<td>205</td>
</tr>
</tbody>
</table>

(1) The dropout voltage can be computed as the maximum output current times the buck high side resistance.
6.7 Typical Characteristics

Unless otherwise noted, graphs were taken using Figure 24 with CIN = 4.7μF, L1 = Coilcraft 22μH LPS4018, CSTOP = 4.7μF, L2 = Toko 10 μH DFE252012C, COUT = 22μF, VBAT_OV=4.2V, VOUT=1.8V

<table>
<thead>
<tr>
<th>Table 1. Table of Graphs</th>
<th>FIGURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Charger Efficiency (η)(^{(1)})</td>
<td>VIN = 10 µA</td>
</tr>
<tr>
<td>vs. Input Voltage</td>
<td>VIN = 100 µA</td>
</tr>
<tr>
<td>vs. Input Current</td>
<td>VIN = 0.2 V</td>
</tr>
<tr>
<td>VSTOP Quiescent Current</td>
<td>VSTOP = 3.0 V</td>
</tr>
<tr>
<td>vs. VSTOP Voltage</td>
<td>VSTOP = 5.5 V</td>
</tr>
<tr>
<td>VSTOP Quiescent Current</td>
<td>VSTOP = 2.0 V</td>
</tr>
<tr>
<td>vs. VSTOP Voltage</td>
<td>EN = 1, VOUT_EN = X (Ship Mode)</td>
</tr>
<tr>
<td>VBSTOP Quiescent Current</td>
<td>EN = 0, VOUT_EN = 0 (Standby Mode)</td>
</tr>
<tr>
<td>vs. VBSTOP Voltage</td>
<td>EN = 0, VOUT_EN = 1 (Active Mode)</td>
</tr>
<tr>
<td>Buck Efficiency (η)</td>
<td>vs. Output Current</td>
</tr>
<tr>
<td>vs. Input Voltage</td>
<td>Figure 11</td>
</tr>
<tr>
<td>Normalized Buck Output Voltage</td>
<td>vs. Output Current</td>
</tr>
<tr>
<td>vs. Input Voltage</td>
<td>Figure 13</td>
</tr>
<tr>
<td>vs. Temperature</td>
<td>Figure 14</td>
</tr>
<tr>
<td>Buck Maximum Output Current</td>
<td>VOUT = 1.8V - 100mV</td>
</tr>
<tr>
<td>vs. Input Voltage</td>
<td>Figure 16</td>
</tr>
<tr>
<td>Buck Major Switching Frequency</td>
<td>vs. Output Current</td>
</tr>
<tr>
<td>vs. Input Voltage</td>
<td>Figure 18</td>
</tr>
<tr>
<td>Buck Output Ripple</td>
<td>vs. Output Current</td>
</tr>
<tr>
<td>vs. Input Voltage</td>
<td>Figure 20</td>
</tr>
</tbody>
</table>

(1) See SLUA691 for an explanation on how to take these measurements. Because the MPPT feature cannot be disabled on the bq25570, these measurements need to be taken in the middle of the 16 s sampling period.

---

**Figure 1. Charger Efficiency vs Input Voltage**
VIN_DC = sourcemeter configured with ICOMP = 10 µA and outputing 0 to 3.0 V
VSTOP = sourcemeter configured to measure current and voltage source set to hold the VSTOP voltage = 2.0 V or 3.0 V

**Figure 2. Charger Efficiency vs Input Voltage**
VIN_DC = Keithley Source Meter configured with ICOMP = 100 µA and voltage source varied from 0.1 V to 3.0 V s
VSTOP = Keithley Sourcemeter configured to measure current and voltage source set to hold the VSTOP voltage = 2.0 V, 3.0 V or 5.5 V
VIN_DC = sourcemeter configured with I\textsubscript{COMP} = 10 mA and voltage source varied from 0.1 V to 3.0 V
VSTOR = sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V

Figure 3. Charger Efficiency vs Input Voltage

VIN_DC = sourcemeter configured with voltage source = 1.0 V and I\textsubscript{COMP} varied from 0.01 mA to 100 mA
VSTOR = sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V

Figure 5. Charger Efficiency vs Input Current

VIN_DC = sourcemeter configured with voltage source = 0.2 V and I\textsubscript{COMP} varied from 0.01 mA to 100 mA
VSTOR = sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V

Figure 7. Charger Efficiency vs Input Current

VIN_DC = floating and EN = VOUT\_EN = GND
VSTOR = sourcemeter configured to measure current and voltage source varied from 2.0 V or 5.5 V

Figure 8. VSTOR Quiescent Current vs VSTOR Voltage: Standby Mode
VIN_DC = floating and EN = GND and VOUT_EN = VSTOR
VSTOR = sourcemeter configured to measure current and voltage source varied from 2.0 V or 5.5 V

**Figure 9. VSTOR Quiescent Current vs VSTOR Voltage:**

Active Mode

VSTOR = sourcemeter configured as a voltage source, measuring current
OUT = sourcemeter configured to sink current with VCOMP>V(OUT)

**Figure 11. Buck Efficiency vs Output Current**

VSTOR = sourcemeter configured as a voltage source, measuring current
OUT = sourcemeter configured to sink current with VCOMP>V(OUT)

**Figure 13. Normalized Buck Output Voltage vs Input Voltage**

VSTOR = sourcemeter configured as a voltage source
OUT = sourcemeter configured to sink current with VCOMP>V(OUT) and measuring voltage

**Figure 14. Normalized Buck Output Voltage vs Output Current**

VSTOR = sourcemeter configured as a voltage source
OUT = sourcemeter configured to sink current with VCOMP>V(OUT) and measuring voltage
VSTOR = sourcemeter configured as a voltage source
OUT = sourcemeter configured to sink current with VCOMP>\text{V(OUT)} and measuring voltage
Thermal stream for temperature variation

Figure 15. Normalized Buck Output Voltage vs Temperature

Figure 16. Buck Maximum Output Current vs Input Voltage

Figure 17. Buck Major Switching Frequency vs Output Current

Figure 18. Buck Major Switching Frequency vs Input Voltage

Figure 19. Buck Output Voltage Ripple vs Output Current

Figure 20. Buck Output Voltage Ripple vs Input Voltage
7 Detailed Description

7.1 Overview

The bq25570 device is a highly integrated energy harvesting Nano-Power management solution that is well suited for meeting the special needs of ultra low-power applications. The product is specifically designed to efficiently acquire and manage the microwatts (µW) to milliwatts (mW) of power generated from a variety of DC sources like photovoltaic (solar) or thermal electric generators, targeted toward products and systems, such as wireless sensor networks (WSN) which have stringent power and operational demands.

The main boost charger is powered from the boost output, VSTOR. Once the VSTOR voltage is above VSTOR\_CHGEN (1.8 V typical), for example, after a partially discharged battery is attached to VBAT, the boost charger can effectively extract power from low voltage output harvesters such as TEGs or single or dual cell solar panels outputting voltages down to VIN(DC) (100 mV minimum). When starting from VSTOR=VBAT < 100 mV, the cold start circuit needs at least V宁(CS), 330 mV typical, to charge VSTOR up to 1.8 V.

The bq25570 also implements a programmable maximum power point tracking sampling network to optimize the transfer of power into the device. The fraction of open circuit voltage that is sampled and held can be controlled by pulling VOC\_SAMP high or low (80% or 50% respectively) or by using external resistors. This sampled voltage is maintained via internal sampling circuitry and held with an external capacitor (CREF) on the VREF\_SAMP pin. For example, solar cells typically operate with a maximum power point (MPP) of 80% of their open circuit voltage. Connecting VOC\_SAMP to VSTOR sets the MPPT threshold to 80% and results in the IC regulating the voltage on the solar cell to ensure that the VIN\_DC voltage does not fail below the voltage on CREF which equals 80% of the solar panel's open circuit voltage. Alternatively, an external reference voltage can be provided by a MCU to produce a more complex MPPT algorithm.

The bq25570 is designed with the flexibility to support a variety of energy storage elements. The availability of the sources from which harvesters extract their energy can often be sporadic or time-varying. Systems will typically need some type of energy storage element, such as a rechargeable battery, super capacitor, or conventional capacitor. The storage element provides constant power to the system. The storage element also allows the system to handle any peak currents that can not directly come from the input source. To prevent damage to a customer's storage element, both maximum and minimum voltages are monitored against the internally set under-voltage (UV) and user programmable over-voltage (OV) levels.

To further assist users in the strict management of their energy budgets, the bq25570 toggles the battery good (VBAT\_OK) flag to signal an attached microprocessor when the voltage on an energy storage battery or capacitor has dropped below a pre-set critical level. This should trigger the reduction of load currents to prevent the system from entering an under voltage condition. There is also independent enable signals to allow the system to control when to run the regulated output or even put the whole IC into an ultra-low quiescent current sleep state.

In addition to the boost charging front end, the bq25570 provides the system with an externally programmable regulated supply via the buck converter. The regulated output has been optimized to provide high efficiency across low output currents (< 10 µA) to high currents (~110 mA).

All the capabilities of bq25570 are packed into a small foot-print 20-lead 3.5-mm x 3.5-mm QFN package (RGR).
7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Maximum Power Point Tracking

Maximum power point tracking (MPPT) is implemented in order to maximize the power extracted from an energy harvester source. The boost charger indirectly modulates the input impedance of the main boost charger by regulating the charger’s input voltage, as sensed by the VIN_DC pin, to the sampled reference voltage, as stored on the VREF_SAMP pin. The MPPT circuit obtains a new reference voltage every 16 s (typical) by periodically disabling the charger for 256 ms (typical) and sampling a fraction of the open-circuit voltage (VOC). For solar harvesters, the maximum power point is typically 70%-80% and for thermoelectric harvesters, the MPPT is typically 50%. Tying VOC_SAMP to VSTOR internally sets the MPPT regulation point to 80% of VOC. Tying VOC_SAMP to GND internally sets the MPPT regulation point to 50% of VOC. If input source does not have either 80% or 50% of VOC as its MPP point, the exact ratio for MPPT can be optimized to meet the needs of the input source being used by connecting external resistors $R_{OC1}$ and $R_{OC2}$ between VRDIV and GND with midpoint at VOC_SAMP.

The reference voltage is set by the following expression:

$$V_{REF\_SAMP} = V_{IN\_DC(OpenCircuit)} \left( \frac{R_{OC1}}{R_{OC1} + R_{OC2}} \right)$$  (1)
Feature Description (continued)

7.3.2 Battery Undervoltage Protection

To prevent rechargeable batteries from being deeply discharged and damaged, and to prevent completely
depleting charge from a capacitive storage element, the boost charger has an internally set undervoltage
(VBAT_UV) threshold plus an internal hysteresis voltage (VBAT_UV_HYST). The VBAT_UV threshold voltage
when the battery voltage is decreasing is internally set to 1.95V (typical). The undervoltage threshold when
battery voltage is increasing is given by VBAT_UV plus VBAT_UV_HYST. For the VBAT_UV feature to function
properly, the system load should be connected to the VSTOR pin while the storage element should be connected
to the VBAT pin. Once the VSTOR pin voltage goes above VBAT_UV plus VBAT_UV_HYST threshold, the
VSTOR pin and the VBAT pins are effectively shorted through an internal PMOS FET. The switch remains
closed until the VSTOR pin voltage falls below the VBAT_UV threshold. The VBAT_UV threshold should be
considered a fail safe to the system and the system load should be removed or reduced based on the VBAT_OK
threshold which should be set above the VBAT_UV threshold.

7.3.3 Battery Overvoltage Protection

To prevent rechargeable batteries from being exposed to excessive charging voltages and to prevent over
charging a capacitive storage element, the over-voltage (VBAT_OV) threshold level must be set using external
resistors. This is also the voltage value to which the charger will regulate the VSTOR/VBAT pin when the input
has sufficient power. The VBAT_OV threshold when the battery voltage is rising is given by Equation 2:

\[
\text{VBAT} \_\text{OV} = \frac{3}{2} \text{VBIAS} \left(1 + \frac{R_{\text{OV2}}}{R_{\text{OV1}}}ight)
\]  

(2)

The sum of the resistors is recommended to be no higher than 13 MΩ that is, \(R_{\text{OV1}} + R_{\text{OV2}} = 13 \text{ MΩ}\). Spreadsheet SLUC484 provides help on sizing and selecting the resistors. The overvoltage threshold when
battery voltage is decreasing is given by VBAT_OV minus VBAT_OV_HYST. Once the voltage at the battery
exceeds VBAT_OV threshold, the boost charger is disabled. The charger will start again once the battery voltage
drops by VBAT_OV_HYST. When there is excessive input energy, the VBAT pin voltage will ripple between the
VBAT_OV and the VBAT_OV_HYST levels.

**CAUTION**

If VIN_DC is higher than VSTOR and VSTOR is equal to VBAT_OV, the input VIN_DC
is pulled to ground through a small resistance to stop further charging of the attached
battery or capacitor. It is critical that if this case is expected, the impedance of the
source attached to VIN_DC be higher than 20 Ω and not a low impedance source.

7.3.4 Battery Voltage within Operating Range (VBAT_OK Output)

The charger allows the user to set a programmable voltage independent of the overvoltage and undervoltage
settings to indicate whether the VSTOR voltage (and therefore the VBAT voltage when the PFET between the
two pins is turned on) is at an acceptable level. When the battery voltage is decreasing the threshold is set by
Equation 3:

\[
\text{VBAT} \_\text{OK} \_\text{PROG} = \text{VBIAS} \left(1 + \frac{R_{\text{OK2}}}{R_{\text{OK1}}}ight)
\]  

(3)

When the battery voltage is increasing, the threshold is set by Equation 4:

\[
\text{VBAT} \_\text{OK} \_\text{HYST} = \text{VBIAS} \left(1 + \frac{R_{\text{OK2}} + R_{\text{OK3}}}{R_{\text{OK1}}}ight)
\]  

(4)

The sum of the resistors is recommend to be no higher than approximately i.e., \(R_{\text{OK1}} + R_{\text{OK2}} + R_{\text{OK3}}= 13 \text{ MΩ}\). Spreadsheet SLUC484 provides help on sizing and selecting the resistors. The logic high level of this signal is
equal to the VSTOR voltage and the logic low level is ground. The logic high level has ~20 KΩ internally in series
to limit the available current in order to prevent MCU damage until the MCU is fully powered. The
VBAT_OK_PROG threshold must be greater than or equal to the UV threshold.
Feature Description (continued)

7.3.5 Storage Element / Battery Management

In this section the battery management functionality of the bq25570 integrated circuit (IC) is presented. The IC has internal circuitry to manage the voltage across the storage element and to optimize the charging of the storage element. For successfully extracting energy from the source, two different threshold voltages must be programmed using external resistors, namely battery good threshold (VBAT_OK) and over voltage (OV) threshold. The two user programmable threshold voltages and the internally set undervoltage threshold determine the IC’s region of operation. Figure 21 shows the relative position of the various threshold voltages.

![Figure 21. Summary of VSTOR Threshold Voltages](image)

7.3.6 Programming OUT Regulation Voltage

To set the proper output regulation voltage and input voltage power good comparator, the external resistors must be carefully selected.

The OUT regulation voltage is then given by Equation 5:

\[
V_{OUT} = V_{BIAS} \left( \frac{R_{OUT2} + R_{OUT1}}{R_{OUT1}} \right)
\]

(5)

Note that VBIAS is nominally 1.21 V per the electrical specification table. The sum of the resistors is recommended to be no greater than 13 MΩ, that is, \( R_{OUT1} + R_{OUT2} = 13 \text{ MΩ} \). Higher resistors may result in poor output voltage regulation and/or input voltage power good threshold accuracies due to noise pickup via the high impedance pins or reduction of effective resistance due to parasitic resistances created from board assembly residue. See Layout Considerations section for more details. SLUC484 provides help on sizing and selecting the resistors.

7.3.7 Step Down (Buck) Converter

The buck regulator input power is internally connected to VSTOR and steps the VSTOR voltage down to a lower regulated voltage at the OUT pin. It employs pulse frequency modulation (PFM) control to regulate the voltage close to the desired reference voltage. The voltage regulated at the OUT pin is set by the user programmed resistor divider. The current through the inductor is controlled through internal current sense circuitry. The peak current in the inductor is controlled to maintain high efficiency of the converter across a wide input current range. The converter delivers an output current up to 110mA typical with a peak inductor current of 200 mA. The buck converter is disabled when the voltage on VSTOR drops below the VBAT_UV condition. The buck converter continues to operate in pass (100% duty cycle) mode, passing the input voltage to the output, as long as VSTOR is greater than VBAT_UV and less than VOUT.
Feature Description (continued)

7.3.8 Nano-Power Management and Efficiency

The high efficiency of the bq25570 charger is achieved through the proprietary Nano-Power management circuitry and algorithm. This feature essentially samples and holds the VSTOR voltage to reduce the average quiescent current. That is, the internal circuitry is only active for a short period of time and then off for the remaining period of time at the lowest feasible duty cycle. A portion of this feature can be observed in Figure 28 where the VRDIV node is monitored. Here the VRDIV node provides a connection to the VSTOR voltage (first pulse) and then generates the reference levels for the VBAT_OV and VBATCH_OK resistor dividers for a short period of time. The divided down values at each pin are compared against VBIAS as part of the hysteretic control. Because this biases a resistor string, the current through these resistors is only active when the Nano-Power management circuitry makes the connection—hence reducing the overall quiescent current due to the resistors. This process repeats every 64 ms.

The efficiency of the bq25570 boost charger is shown for various input power levels in Figure 1 through Figure 7. All efficiency data points were captured by averaging 50 measurements of the input current in between MPPT sampling events. This must be done due to the pulsing currents of the hysteretic, discontinuous mode boost and buck converters. Quiescent currents into VSTOR, VBATCH_SEC and VBATCH_PRI over temperature and voltage are shown at Figure 8 through Figure 9.

7.4 Device Functional Modes

The bq25570 has five functional modes: cold start operation, main boost charger disabled (ship mode), main boost charger enabled, buck converter enabled mode and thermal shutdown. When VSTOR is greater than VSTOR_CHGEN (1.8 V typical), the bq25570’s two enable pins allow for flexibility in controlling the system. The table below summarizes the functionality.

Table 2. Enable Functionality Table when VSTOR > VSTOR_CHGEN

<table>
<thead>
<tr>
<th>EN PIN LOGIC LEVEL</th>
<th>VOUT_EN LOGIC LEVEL</th>
<th>FUNCTIONAL MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Buck standby mode: boost charger and VBATCH_OK are enabled. Buck converter is disabled.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Boost charger, buck converter and VBATCH_OK enabled.</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>Ship mode (lowest leakage state): boost charger, PFET between VSTOR and VBATCH is off, buck converter and VBATCH_OK indication are disabled.</td>
</tr>
</tbody>
</table>

The EN high voltage is relative to the VBAT pin voltage. VOUT_EN high voltage is relative to VSTOR. If it is not desired to control EN, it is recommended that this pin be tied to VSS, or system ground. When EN is low, VOUT_EN is used to enable and disable the buck converter. The high-level Functional Block Diagram highlights most of the major functional blocks inside the bq25570. The cold start circuitry is powered from VIN_DC. The main boost charger circuitry is powered from VSTOR while the boost power stage is powered from VIN_DC. Details of entering and exiting each mode are explained below.

7.4.1 Main Boost Charger Disabled (Ship Mode) - (VSTOR > VSTOR_CHGEN and EN = HIGH)

When taken high relative to the voltage on VBATCH_SEC, the EN pin shuts down the IC including the boost charger, buck converter and battery management circuitry. It also turns off the PFET that connects VBATCH_SEC to VSTOR. This can be described as ship mode, because it will put the IC in the lowest leakage state and provides a long storage period without significantly discharging the battery on VBATCH. If there is no need to control EN, it is recommended that this pin be tied to VSS, or system ground.

7.4.2 Cold-Start Operation (VSTOR < VSTOR_CHGEN, VIN_DC > VIN_CS and PIN > PIN_CS, EN = don’t care)

Whenever VSTOR < VSTOR_CHGEN, VIN_DC > VIN_CS and PIN > PIN_CS, the cold-start circuit is on. This could happen when there is not input power at VIN_DC to prevent the load from discharging the battery or during a large load transient on VSTOR. During cold start, the voltage at VIN_DC is clamped to VVIN_CS so the energy harvester’s output current is critical to providing sufficient cold start input power, PIN_CS = VIN_CS X IIN_CS. The cold-start circuit is essentially an unregulated, hysteretic boost converter with lower efficiency compared to the main boost charger. None of the other features, including the EN pin, function during cold start operation.
The cold start circuit's goal is to charge VSTOR higher than VSTOR_CHGEN so that the main boost charger can operate. When a depleted storage element is initially attached to VBAT, as shown in Figure 22 and the harvester can provide a voltage > VIN(CS) and total power at least > PIN(CS), assuming no system load or leakage at VSTOR and VBAT, the cold start circuit can charge VSTOR above VSTOR_CHGEN. Once the VSTOR voltage reaches the VSTOR_CHGEN threshold, the IC

1. first performs an initialization pulse on VRDIV to reset the feedback voltages,
2. then disables the charger for 32 ms (typical) to allow the VIN_DC voltage to rise to the harvester's open-circuit voltage which will be used as the input voltage regulation reference voltage until the next MPPT sampling cycle and
3. lastly performs its first feedback sampling using VRDIV, approximately 64 ms after the initialization pulse.

![Figure 22. Charger Operation After a Depleted Storage Element is Attached and Harvester Power is Available](image)

The energy harvester must supply sufficient power for the IC to exit cold start. Due to the body diode of the PFET connecting VSTOR and VBAT, the cold start circuit must charge both the capacitor on CSTOR up to the VSTOR_CHGEN and the storage element connected to VBAT up to VSTOR_CHGEN less a diode drop. When a rechargeable battery with an open protector is attached, the initial charge time is typically short due to the minimum charge needed to close the battery's protector FETs. When large, discharged super capacitors with high DC leakage currents are attached, the initial charge time can be significant.

When the VSTOR voltage reaches VSTOR_CHGEN, the main boost charger starts up. When the VSTOR voltage rises to the VBAT_UV threshold, the PMOS switch between VSTOR and VBAT turns on, which provides additional loading on VSTOR and could result in the VSTOR voltage dropping below both the VBAT_UV threshold and the VSTOR_CHGEN voltage, especially if system loads on VSTOR or VBAT are active during this time. Therefore, it is not uncommon for the VSTOR voltage waveform to have incremental pulses (for example, stair steps) as the IC cycles between cold-start and main boost charger operation before eventually maintaining VSTOR above VSTOR_CHGEN.
The cold start circuit initially clamps VIN_DC to VIN(CS) = 330 mV typical. If sufficient input power (that is, output current from the harvester clamped to VIN(CS)) is not available, it is possible that the cold start circuit cannot raise the VSTOR voltage above VSTOR_CHGEN in order for the main boost converter to start up. It is highly recommended to add an external PFET between the system load and VSTOR. An inverted VBAT_OK signal provided by VB_SEC_ON can be used to drive the gate of this system-isolating, external PFET. See the Energy Harvester Selection applications section for guidance on minimum input power requirements.

7.4.3 Main Boost Charger Enabled (VSTOR > VSTOR_CHGEN and EN = LOW)

One way to avoid cold start is to attach a partially charged storage element as shown in Figure 23.

When no input source is attached, the VSTOR node should be discharged to ground before attaching a storage element. Hot-plugging a storage element that is charged (for example, the battery protector PFET is closed) and with the VSTOR node more than 100 mV above ground results in the PFET between VSTOR and VBAT remaining off until an input source is attached.

Assuming the voltages on VSTOR and VBAT are both below 100 mV, when a charged storage element is attached (that is, hot-plugged) to VBAT, the IC
1. first turns on the internal PFET between the VSTOR and VBAT pins for $t_{BAT\_HOT\_PLUG}$ (45 ms) in order to charge VSTOR to VSTOR_CHGEN then turns off the PFET to prevent the battery from overdischarge,
2. then performs an initialization pulse on VRDIV to reset the feedback voltages,
3. then disables the charger for 32 ms (typical) to allow the VIN_DC voltage to rise to the harvester’s open-circuit voltage which will be used as the input voltage regulation reference voltage until the next MPPT sampling cycle and
4. lastly performs its first feedback sampling using VRDIV, approximately 64 ms after the initialization pulse.
If the VSTOR pin voltage remains above the internal under voltage threshold (VBAT_UV) for the additional 64 ms after the VRDIV initialization pulse (following the 45-ms PFET on time), the internal PFET turns back on and the main boost charger begins to charge the storage element assuming there is sufficient power available from the harvester at the VIN_DC pin. If VSTOR does not reach the VBAT_UV threshold, then the PFET remains off until the main boost charger can raise the VSTOR voltage to VBAT_UV. If a system load tied to VSTOR discharges VSTOR below VSTOR_GEN or below VBAT_UV during the 32 ms intial MPPT reference voltage measurement or within 110 ms after hot plug, it is recommended to add an external PFET between the system load and VSTOR. An inverted VBAT_OK signal provided by VB_SEC_ON can be used to drive the gate of this system-isolating, external PFET. Otherwise, the VSTOR voltage waveform will have incremental pulses as the IC turns on and off the internal PFET controlled by VBAT_UV or cycles between cold-start and main boost charger operation.

Once VSTOR is above VSTOR_CHGEN but less than VBAT_V and VIN_DC > VIN(DC)-MIN = 100 mV, the main boost charger extracts power from its source by employing pulse frequency modulation (PFM) mode of control to regulate the voltage at VIN_DC close to the desired reference voltage. The reference voltage is set by the MPPT circuitry as described in the features section. Input voltage regulation is obtained by transferring charge from the input to VSTOR only when the input voltage is higher than the voltage on pin VREF_SAMP. The current through the inductor is controlled through internal current sense circuitry. The peak current in the inductor is incremented internally in three pre-determined levels (~50 mA, ~100 mA and finally I-CHG(CBC_LIM)) in order to maintain high efficiency of the charger across a wide input current range. When in discontinuous mode, the boost charger can transfer up to a maximum of 100 mA average input current with I-CHG(CBC_LIM) = 230mA typical peak inductor current. The boost charger is disabled when the voltage on VSTOR reaches the user set VBAT_OV threshold to protect the battery connected at VBAT from overcharging. In order for the battery to charge to VBAT_OV, the input power must exceed the power needed for the load on VSTOR. See the Energy Harvester Selection applications section for guidance on minimum input power requirements.

Steady state operation for the boost charger is shown in Figure 23. These plots highlight the inductor current, the VSTOR voltage ripple, input voltage regulation and the LBOOST switching node. The cycle-by-cycle minor switching frequency is a function of each the converter’s inductor value, peak current limit and voltage levels on each side of each inductor. Once the VSTOR capacitor, CSTOR, droops below a minimum value, the hysteretic switching repeats.

7.4.3.1 Buck Converter Enabled (VSTOR > VBAT_UV, \( \overline{EN} = \text{LOW} \) and VOUT_EN = \text{HIGH})

The bq25570 buck converter is hysteretic, peak current, discontinuous mode buck converter as summarized in Step Down (Buck) Converter. It has two startup responses: 1) from the ship-mode state (\( \overline{EN} \) transitions from high to low with VOUT_EN already high), and 2) from the standby state (VOUT_EN transitions from low to high). The startup response out of ship-mode has the longest time duration due to the internal circuitry being disabled. This response is shown in Figure 35. The startup time takes approximately 100 ms due to the internal Nano-Power management circuitry needing to first complete the 64 ms sample and hold cycle.

Startup from the standby state is shown in Figure 37. This response is much faster due to the internal circuitry being pre-enabled. The startup time from this state is entirely dependent on the size of the output capacitor. The larger the capacitor, the longer it will take to charge during startup. With COUT = 22 µF, the startup time is approximately 400 µs. The buck converter can startup into a pre-biased output voltage.

The buck converter is disabled when the voltage on VSTOR drops below the VBAT_UV condition. The buck converter continues to operate in pass (100% duty cycle) mode, passing the input voltage to the output, as long as VSTOR is greater than VBAT_UV and less than VOUT.

7.4.4 Thermal Shutdown

Rechargeable Li-ion batteries need protection from damage due to operation at elevated temperatures. The application should provide this battery protection and ensure that the ambient temperature is never elevated greater than the expected operational range of 85°C.

The bq25570 uses an integrated temperature sensor to monitor the junction temperature of the device. Once the temperature threshold is exceeded, the boost charger and buck converter are disabled. Once the temperature of the device drops below this threshold, the boost charger and buck converter resume operation. To avoid unstable operation near the overtemperature threshold, a built-in hysteresis of approximately 5°C has been implemented. Care should be taken to not over discharge the battery in this condition since the boost charger is disabled. However, if the supply voltage drops to the VBAT_UV setting, the switch between VBAT and VSTOR will open and protect the battery even if the device is in thermal shutdown.
8 Application and Implementation

**NOTE**
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Energy Harvester Selection
The energy harvesting source (for example, solar panel, TEG, vibration element) must provide a minimum level of power for the IC to operate as designed. The IC’s minimum input power required to exit cold start can be estimated as

\[ \text{PIN} > \text{PIN(CS)} = \text{VIN(CS)} \times \text{IIN(CS)} > \frac{(I_{-\text{STR ELM LEAK}@1.8V} \times 1.8V)^2}{0.05} \frac{(1.8V)^2}{\text{RSTOR(CS)}} \]  

(6)

where \( I_{-\text{STR ELM LEAK}@1.8V} \) is the storage element leakage current at 1.8 V and \( \text{RSTOR(CS)} \) is the equivalent resistive load on VSTOR during cold start and 0.05 is an estimate of the worst case efficiency of the cold start circuit.

Once the IC is out of cold start and the system load has been activated (for example, using the VBAT_OK signal), the energy harvesting element must provide the main boost charger with at least enough power to meet the average system load. Assuming \( \text{RSTOR(AVG)} \) represents the average resistive load on VSTOR, the simplified equation below gives an estimate of the IC’s minimum input power needed during system operation:

\[ \text{PIN} \times \eta_{\text{EST}} > \text{PLOAD} = \frac{(\text{VBAT}_\text{OV})^2}{\text{RSTOR(AVG)}} + \text{VBAT}_\text{OV} \times I_{-\text{STR ELM LEAK}@\text{VBAT}_\text{OV}} \]  

(7)

where \( \eta_{\text{EST}} \) can be derived from the datasheet efficiency curves for the given input voltage and current and \( \text{VBAT}_\text{OV} \). The simplified equation above assumes that, while the harvester is still providing power, the system goes into low power or sleep mode long enough to charge the storage element so that it can power the system when the harvester eventually is down. Refer to SLUC461 for a design example that sizes the energy harvester.

8.1.2 Storage Element Selection
In order for the charge management circuitry to protect the storage element from over-charging or discharging, the storage element must be connected to VBAT pin and the system load tied to the VSTOR pin. Many types of elements can be used, such as capacitors, super capacitors or various battery chemistries. A storage element with 100 µF equivalent capacitance is required to filter the pulse currents of the PFM switching charger. The equivalent capacitance of a battery can be computed as computed as

\[ C_{\text{EQ}} = \frac{2 \times \text{mAHr}_{\text{BAT(CHRGD)}} \times 3600 \text{ s / Hr}}{\text{VBAT(CHRGD)}} \]  

(8)

In order for the storage element to be able to charge VSTOR capacitor (CSTOR) within the \( t_{\text{VB HOT PLUG}} \) (50 ms typical) window at hot-plug; therefore preventing the IC from entering cold start, the time constant created by the storage element's series resistance (plus the resistance of the internal PFET switch) and equivalent capacitance must be less than \( t_{\text{VB HOT PLUG}} \). For example, a battery's resistance can be computed as:

\[ R_{\text{BAT}} = \frac{\text{VBAT}}{I_{\text{BAT(CONTINUOUS)}}} \]  

from the battery specifications.

\[ R_{\text{BAT}} = \frac{\text{VBAT}}{I_{\text{BAT(CONTINUOUS)}}} \]  

(9)

The storage element must be sized large enough to provide all of the system load during periods when the harvester is no longer providing power. The harvester is expected to provide at least enough power to fully charge the storage element while the system is in low power or sleep mode. Assuming no load on VSTOR (i.e., the system is in low power or sleep mode), the following equation estimates charge time from voltage VBAT1 to VBAT2 for given input power is:

\[ \text{PIN} \times \eta_{\text{EST}} \times t_{\text{CHRG}} = \frac{1}{2} \times CEQ \times (\text{VBAT2}^2 - \text{VBAT1}^2) \]  

(10)
Application Information (continued)

Refer to SLUC461 for a design example that sizes the storage element.

Note that if there are large load transients or the storage element has significant impedance then it may be necessary to increase the CSTOR capacitor from the 4.7 µF minimum or add additional capacitance to VBAT in order to prevent a droop in the VSTOR voltage. Refer to Inductor Selection for sizing capacitors.

8.1.3 Inductor Selection

The boost charger and the buck converter each need an appropriately sized inductor for proper operation. The inductor's saturation current should be at least 25% higher than the expected peak inductor currents recommended below if system load transients on VSTOR and/or VOUT are expected. Since this device uses hysteretic control for both the boost charger and buck converter, both are considered naturally stable systems (single order transfer function).

8.1.3.1 Boost Charger Inductor Selection

For the boost charger to operate properly, an inductor of appropriate value must be connected between LBOOST, pin 20, and VIN_DC, pin 2. The boost charger internal control circuitry is designed to control the switching behavior with a nominal inductance of 22 µH ± 20%. The inductor must have a peak current capability of > 300 mA with a low series resistance (DCR) to maintain high efficiency.

A list of inductors recommended for this device is shown in Table 3.

<table>
<thead>
<tr>
<th>INDUCTANCE (µH)</th>
<th>DIMENSIONS (mm)</th>
<th>PART NUMBER</th>
<th>MANUFACTURER</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>4.0x4.0x1.7</td>
<td>LPS4018-223M</td>
<td>Coilcraft</td>
</tr>
<tr>
<td>22</td>
<td>3.8x3.8x1.65</td>
<td>744031220</td>
<td>Wuerth</td>
</tr>
</tbody>
</table>

8.1.3.2 Buck Converter Inductor Selection

For buck converter to operate properly, an inductor of appropriate value must be connected between LBUCK, pin 16, and VOUT, pin 14. The buck converter internal control circuitry is designed to control the switching behavior with a nominal inductance of 10 µH ± 20%. The inductor must have a peak current capability of > 200 mA with a low series resistance (DCR) to maintain high efficiency. The speed of the peak current detect circuit sets the inductor's lower bound to 4.7 µH. When using a 4.7 µH, the peak inductor current will increase when compared to that of a 10 µH inductor, resulting in slightly higher major frequency.

A list of inductors recommended for this device is shown in Table 4.

<table>
<thead>
<tr>
<th>INDUCTANCE (µH)</th>
<th>DIMENSIONS (mm)</th>
<th>PART NUMBER</th>
<th>MANUFACTURER</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>2.0 x 2.5 x 1.2</td>
<td>DFE252012C-H-100M</td>
<td>Toko</td>
</tr>
<tr>
<td>10</td>
<td>4.0x4.0x1.7</td>
<td>LPS4018-103M</td>
<td>Coilcraft</td>
</tr>
<tr>
<td>10</td>
<td>2.8x2.8x1.35</td>
<td>744029100</td>
<td>Wuerth</td>
</tr>
<tr>
<td>10</td>
<td>3.0x3.0x1.5</td>
<td>7443835100</td>
<td>Wuerth</td>
</tr>
<tr>
<td>10</td>
<td>2.5x2.0x1.2</td>
<td>7447989310</td>
<td>Wuerth</td>
</tr>
<tr>
<td>4.7</td>
<td>2.0 x 2.5 x 1.2</td>
<td>DFE252012R-H-4R7M</td>
<td>Toko</td>
</tr>
</tbody>
</table>
8.1.4 Capacitor Selection

In general, all the capacitors need to be low leakage. Any leakage the capacitors have will reduce efficiency, increase the quiescent current and diminish the effectiveness of the IC for energy harvesting.

8.1.4.1 VREF_SAMP Capacitance

The MPPT operation depends on the sampled value of the open circuit voltage and the input regulation follows the voltage stored on the CREF capacitor. This capacitor is sensitive to leakage since the holding period is around 16 seconds. As the capacitor voltage drops due to any leakage, the input regulation voltage also drops preventing proper operation from extraction the maximum power from the input source. Therefore, it is recommended that the capacitor be an X7R or COG low leakage capacitor.

8.1.4.2 VIN_DC Capacitance

Energy from the energy harvester input source is initially stored on a capacitor, CIN, connected to VIN_DC, pin 2, and VSS, pin 1. For energy harvesters which have a source impedance which is dominated by a capacitive behavior, the value of the harvester capacitor should scaled according to the value of the output capacitance of the energy source, but a minimum value of 4.7 µF is recommended.

8.1.4.3 VSTOR Capacitance

Operation of the bq25570 requires two capacitors to be connected between VSTOR, pin 19, and VSS, pin 1. A high frequency bypass capacitor of at 0.01 µF should be placed as close as possible between VSTOR and VSS. In addition, a low ESR capacitor of at least 4.7 µF should be connected in parallel.

8.1.4.4 VOUT Capacitance

The output capacitor is chosen based on transient response behavior and ripple magnitude. The lower the capacitor value, the larger the ripple will become and the larger the droop will be in the case of a transient response. It is recommended to use at least a 22 µF output capacitor between VOUT, pin 14 and VSS, pin 15, for most applications.

8.1.4.5 Additional Capacitance on VSTOR or VBAT

If there are large, fast system load transients and/or the storage element has high resistance, then the CSTOR capacitors may momentarily discharge below the VBAT_UV threshold in response to the transient. This causes the bq25570 to turn off the PFET switch between VSTOR and VBAT and turn on the boost charger. The CSTOR capacitors may further discharge below the VSTOR_CHGEN threshold and cause the bq25570 to enter Cold Start. For instance, some Li-ion batteries or thin-film batteries may not have the current capacity to meet the surge current requirements of an attached low power radio. To prevent VSTOR from drooping, either increasing the CSTOR capacitance or adding additional capacitance in parallel with the storage element is recommended. For example, if boost charger is configured to charge the storage element to 4.2 V and a 500 mA load transient of 50 µs duration infrequently occurs, then, solving for CSTOR gives:

\[
C_{\text{STOR}} \geq \frac{500 \text{ mA} \times 50 \mu\text{s}}{4.2 \text{ V} - 1.8 \text{ V}} = 10.5 \mu\text{F}
\]  \hspace{1cm} (11)

Note that increasing CSTOR is the recommended solution but will cause the boost charger to operate in the less efficient cold start mode for a longer period at startup compared to using CSTOR = 4.7 µF. If longer cold start run times are not acceptable, then place the additional capacitance in parallel with the storage element.
8.2 Typical Applications

8.2.1 Solar Application Circuit

![Diagram of Solar Application Circuit]

8.2.1.1 Design Requirements

The desired voltage levels are \( \text{VBAT\_OV} = 4.2 \text{ V}, \text{VBAT\_OK} = 2.39 \text{ V}, \text{VBAT\_OK\_HYST} = 2.80 \text{ V} \) and MPP \( (V_{OC}) = 80\% \) which is typical for solar panels. A 1.8-V, up to 100-mA power rail is also needed. There are no large load transients expected on either rail.

8.2.1.2 Detailed Design Procedure

The recommended \( L_1 = 22 \mu\text{H} \) with \( \text{ISAT} \geq I(-\text{CHG}(-\text{CBC\_LIM}))_{\text{MAX}} \), \( L_2 = 10 \mu\text{H} \) with \( \text{ISAT} \geq I(-\text{BUCK}(-\text{CBC\_LIM}))_{\text{MAX}} \), \( \text{CBYP} = 0.01 \mu\text{F} \) and low leakage \( \text{CREF} = 10 \text{nF} \) are selected. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended \( \text{CIN} = 4.7 \mu\text{F} \) is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended \( \text{CSTOR} = 4.7 \mu\text{F} \).

No MPPT resistors are required because \( \text{VOC\_SAMP} \) can be tied to \( \text{VSTOR} \) to give 80% MPPT.

- Keeping in mind \( \text{VBAT\_UV} < \text{VBAT\_OV} \leq 5.5 \text{ V} \), to size the \( \text{VBAT\_OV} \) resistors, first choose \( \text{RSUM\_OV} = R_{\text{OV1}} + R_{\text{OV2}} = 13 \text{ M\Omega} \) then solve Equation 2 for

\[
R_{\text{OV1}} = \frac{3 \times \text{RSUM\_OV} \times \text{VBias}}{2} \times \frac{3.13 \text{ M\Omega} \times 1.21 \text{ V}}{4.2 \text{ V}} = 5.61 \text{ M\Omega} \rightarrow 5.62 \text{ M\Omega} \text{ closest 1% value then}
\]

\[
R_{\text{OV2}} = \frac{\text{RSUM\_OV} - R_{\text{OV1}}}{2} = 13 \text{ M\Omega} - 5.62 \text{ M\Omega} = 7.38 \text{ M\Omega} \rightarrow 7.32 \text{ M\Omega} \text{ resulting in } \text{VBAT\_OV} = 4.18 \text{ V} \text{ due to rounding to the nearest 1% resistor.}
\]
Typical Applications (continued)

- Keeping in mind \( V_{BAT\_OV} \geq V_{BAT\_OK\_HYST} > V_{BAT\_OK} \geq V_{BAT\_UV} \), to size the \( V_{BAT\_OK} \) and \( V_{BAT\_OK\_HYST} \) resistors, first choose \( R_{SUM\_OK} = R_{OK1} + R_{OK2} + R_{OK3} = 13 \, M\Omega \) then solve Equation 3 and Equation 4 for
  \[
  R_{OK1} = \frac{\text{\( V_{BIAS} \) \times R_{SUM\_OK}}}{V_{BAT\_OK\_HYST}} = \frac{(1.21 \, V)}{2.8 \, V} \times 13 \, M\Omega = 5.62 \, M\Omega \text{ then }
  \]
  \[
  R_{OK2} = \left( \frac{V_{BAT\_OK}}{V_{BIAS}} - 1 \right) \times R_{OK1} = \frac{(2.39 \, V)}{1.21 \, V} - 1 \times 5.62 \, M\Omega = 5.479 \, M\Omega \rightarrow 5.49 \, M\Omega , \text{ then }
  \]

- \( R_{OK3} = R_{SUM\_OK} - R_{OK1} - R_{OK2} = 13 \, M\Omega - 5.62 \, M\Omega - 5.479 \, M\Omega = 1.904 \, M\Omega \rightarrow 1.87 \, M\Omega \) to give \( V_{BAT\_OK} = 2.39 \, V \) and \( V_{BAT\_OK\_HYST} = 2.80 \, V \).

- For \( V_{OUT} \), first choose \( R_{OUT1} + R_{OUT2} = R_{SUM\_OUT} = 13 \, M\Omega \), then solve Equation 5 for \( R_{OUT1} = \frac{V_{BIAS}}{V_{OUT}} \times R_{SUM\_OUT} = \frac{1.21 \, V}{1.8 \, V} \times 13 \, M\Omega = 8.74 \, M\Omega \rightarrow 8.66 \, M\Omega \) after rounding to nearest 1% value.

- \( ROUT2 = R_{SUM} - R_{OUT1} = 13 \, M\Omega - 8.66 \, M\Omega = 4.34 \, M\Omega \rightarrow 4.22 \, M\Omega \) after rounding.

**SLUC484** provides help on sizing and selecting the resistors.

### 8.2.1.3 Application Curves

- **Figure 25. Startup by Battery Attach With Almost Depleted Storage Element**

- **Figure 26. Boost Charger Operational Waveforms**

- **Figure 27. MPPT Operation**

- **Figure 28. VRDIV Waveform**
Typical Applications (continued)

VIN\_DC = 1.5 V with 75 Ω series resistance
No storage element on VBAT or VBAT\_PRI
VSTOR artifically ramped from 0 V to 4.2 V to 0 V using a power amp driven by a function generator

**Figure 29. VBAT\_OK Operation**

VIN\_DC = 1.5 V with 75 Ω series resistance
VBAT = 4.2 V charged 0.5 F capacitor
R(VSTOR) = open to 84 Ω to open

**Figure 30. 50 mA Load Transient on VSTOR**

VIN\_DC = 1.5 V with 75 Ω series resistance
VBAT = 4.2 V charged 0.5 F capacitor
R(VSTOR) = open to 84 Ω to open

**Figure 31. 50 mA Load Transient on VSTOR - Zoom Out**

VIN\_DC = source meter with 1.2 V compliance and ISC = 1.0 mA
120 mF super capacitor on VOUT

**Figure 32. Charging a Super Capacitor on VBAT**

VIN\_DC = source meter with 1.2 V compliance and ISC = 1.0 mA
120 mF super capacitor on VOUT with VOUT regulation voltage changed to 4.2 V.

**Figure 33. Charging a Super Capacitor on VOUT**
Typical Applications (continued)

8.2.2 TEG Application Circuit

8.2.2.1 Design Requirements

The desired voltage levels are VBAT_OV = 5.0 V, VBAT_OK = 3.5 V, VBAT_OK_HYST = 3.7 V and MPP (V_{OC}) = 50% which is typical for TEG harvesters. A 1.8-V, up to 100-mA power rail is also needed. There are no large load transients expected on either rail.

8.2.2.2 Detailed Design Procedure

The recommended L1 = 22 µH with ISAT ≥ I_{CHG}(CBC_LIM)_{MAX}, L2 = 10 µH with ISAT ≥ I_{BUCK}(CBC_LIM)_{MAX}, CBYP = 0.01 µF and low leakage CREF = 10 nF are selected. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7 µF is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7 µF.

No MPPT resistors are required because VOC_SAMP can be tied to GND to give 50% MPPT.

Referring back to the procedure in Detailed Design Procedure or using the spreadsheet calculator at SLUC484 gives the following values:

- \( R_{OV1} = 4.75 \, \text{M}\Omega \), \( R_{OV2} = 8.25 \, \text{M}\Omega \) resulting in VBAT_OV = 4.97 V due to rounding to the nearest 1% resistor.
- \( R_{OK1} = 4.22 \, \text{M}\Omega \), \( R_{OK2} = 8.06 \, \text{M}\Omega \), \( R_{OK3} = 0.698 \, \text{M}\Omega \) resulting in VBAT_OK = 3.5 V and VBAT_OK_HYST = 3.7 V after rounding.
Typical Applications (continued)

- $R_{OUT1} = 8.66 \, \Omega$ and $R_{OUT2} = 4.22 \, \Omega$ resulting in $V_{OUT} = 1.8V$.

### 8.2.2.3 Application Curves

**Figure 35. Startup by Taking $EN$ Low (From Ship Mode)**

VIN$_{DC} = 1.0 \, V$ power supply 100$\Omega$ series resistance  
VBAT = 3.4-V charged Li coin cell

**Figure 36. Startup by taking $EN$ low (from Ship mode), including VOUT**

VIN$_{DC} = 1.0 \, V$ power supply 100$\Omega$ series resistance  
VBAT = 3.4-V charged Li coin cell

**Figure 37. Startup by taking VOUT$_{EN}$ high (from Standby mode)**

VIN$_{DC} = 2.0 \, V$ power supply 100$\Omega$ series resistance  
VBAT = 3.1-V charged Li coin cell

**Figure 38. Boost Charger Operational Waveforms**

VIN$_{DC}$ = sourcemeter with $V_{SOURCE} = 2.0 \, V$ and compliance of 43 mA  
VBAT = sourcemeter with $V_{SOURCE} = 3.0 \, V$ and compliance of 1 A
Typical Applications (continued)

VIN_DC = sourcemeter with \( V_{\text{SOURCE}} = 2.0 \) V and compliance of 43 mA

VBAT = sourcemeter with \( V_{\text{SOURCE}} = 3.0 \) V and compliance of 1 A

**Figure 39. MPPT Operation**

VIN_DC = sourcemeter with \( V_{\text{SOURCE}} = 2.0 \) V and compliance of 43 mA

VBAT = sourcemeter with \( V_{\text{SOURCE}} = 4.0 \) V and compliance of 1 A

**Figure 40. VRDIV Waveform**

VIN_DC floating

No storage element on VBAT or VBAT_PRI

VSTOR artificially ramped from 0 V to 5.0 V to 0 V using a function generator

**Figure 41. VBAT_OK Operation**
Typical Applications (continued)

8.2.3 Piezoelectric Application Circuit

The desired voltage levels are VBAT_OV = 3.30 V, VBAT_OK = 2.80 V, VBAT_OK_HYST = 3.10 V, and MPP (VOC) = 40% for the selected piezoelectric harvester which provides a rectified VOC = 1 V. A 1.8-V, up to 100-mA power rail is also needed. There are no large load transients expected on either rail.

8.2.3.1 Design Requirements

The recommended L1 = 22 µH, CBYP = 0.01 µF and low leakage CREF = 10 nF are selected. The rectifier diodes are Panasonic DB3X316F0L. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7 µF is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7 µF.

- Keeping in mind that VREF_SAMP stores the MPP voltage for the harvester, first choose RSUM_OC = ROC1 + ROC2 = 20 MΩ then solve Equation 1 for

\[
R_{OC1} = \left( \frac{VREF\_SAMP}{V\_IN\_DC(OC)} \right) \times RSUM\_OC = \frac{0.14}{1V} \times 20 \text{ MΩ} = 8 \text{ MΩ} \rightarrow 8.06 \text{ MΩ closest 1% resistor, then}
\]

\[
R_{OC2} = RSUM\_OC \times \left( 1 - \frac{VREF\_SAMP}{V\_IN\_DC(OC)} \right) = 20 \text{ MΩ} \times (1 - 0.4 \text{ V} / 1 \text{ V}) = 12 \text{ MΩ} \rightarrow \text{series 10 MΩ and 2 MΩ easy to obtain 1% resistors.}
\]

- Referring back to the procedure in Detailed Design Procedure or using using the spreadsheet calculator at

Figure 42. Typical Externally Set MPPT Application Circuit

8.2.3.2 Detailed Design Procedure

The recommended L1 = 22 µH, CBYP = 0.01 µF and low leakage CREF = 10 nF are selected. The rectifier diodes are Panasonic DB3X316F0L. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7 µF is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7 µF.

- Keeping in mind that VREF_SAMP stores the MPP voltage for the harvester, first choose RSUM_OC = ROC1 + ROC2 = 20 MΩ then solve Equation 1 for

\[
R_{OC1} = \left( \frac{VREF\_SAMP}{V\_IN\_DC(OC)} \right) \times RSUM\_OC = \frac{0.14}{1V} \times 20 \text{ MΩ} = 8 \text{ MΩ} \rightarrow 8.06 \text{ MΩ closest 1% resistor, then}
\]

\[
R_{OC2} = RSUM\_OC \times \left( 1 - \frac{VREF\_SAMP}{V\_IN\_DC(OC)} \right) = 20 \text{ MΩ} \times (1 - 0.4 \text{ V} / 1 \text{ V}) = 12 \text{ MΩ} \rightarrow \text{series 10 MΩ and 2 MΩ easy to obtain 1% resistors.}
\]

- Referring back to the procedure in Detailed Design Procedure or using using the spreadsheet calculator at
Typical Applications (continued)

SLUC484 gives the following values
- \( R_{OV1} = 7.15 \, \text{M}\Omega \), \( R_{OV2} = 5.90 \, \text{M}\Omega \) resulting in \( V_{BAT\_OV} = 3.31\text{V} \) due to rounding to the nearest 1% resistor.

- \( R_{OK1} = 4.99 \, \text{M}\Omega \), \( R_{OK2} = 6.65 \, \text{M}\Omega \), \( R_{OK3} = 1.24 \, \text{M}\Omega \) resulting in \( V_{BAT\_OK} = 2.82\text{V} \) and \( V_{BAT\_OK\_HYST} = 3.12\text{V} \) after rounding to the nearest 1% resistor value.

- \( R_{OUT1} = 8.66 \, \text{M}\Omega \) and \( R_{OUT2} = 4.22 \, \text{M}\Omega \) resulting in \( V_{OUT} = 1.8\text{V} \).

8.2.3.3 Application Curves

![Figure 43. Startup by Battery Attach With Partially Charged Storage Element](image)

Sourcemeter with \( V_{SOURCE} = 1.0 \text{V} \) and compliance of 8.5 mA subsequently applied to \( V_{IN\_DC} \)
\( V_{BAT} = 0.1 \text{F} \) capacitor charged to 2.2 V
Resistance on \( V_{STOR} = 100 \, \text{k}\Omega \)

![Figure 44. Boost Charger Operational Waveforms](image)

\( V_{IN\_DC} = \) sourcemeter with \( V_{SOURCE} = 2.0 \text{V} \) and compliance of 43 mA
\( V_{BAT} = \) sourcemeter with \( V_{SOURCE} = 3.0 \text{V} \) and compliance of 1 A

![Figure 45. MPPT Operation](image)

\( V_{IN\_DC} = \) sourcemeter with \( V_{SOURCE} = 2.0 \text{V} \) and compliance of 43 mA
\( V_{BAT} = \) sourcemeter with \( V_{SOURCE} = 3.0 \text{V} \) and compliance of 1 A

![Figure 46. VRDIV Waveform](image)

\( V_{IN\_DC} = \) sourcemeter with \( V_{SOURCE} = 2.0 \text{V} \) and compliance of 43 mA
\( V_{BAT} = \) sourcemeter with \( V_{SOURCE} = 3.0 \text{V} \) and compliance of 1 A
Typical Applications (continued)

VIN_DC floating
No storage element on VBAT or VBAT_PRI
VSTOR artificially ramped from 0 V to 3.3 V to 0 V using a function generator

Figure 47. VBAT_OK Operation
9 Power Supply Recommendations

See Energy Harvester Selection and Storage Element Selection for guidance on sizing the energy harvester and storage elements for the system load.

10 Layout

10.1 Layout Guidelines

As for all switching power supplies, the PCB layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the boost charger and buck converter could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground paths. The input and output capacitors as well as the inductors should be placed as close as possible to the IC. For the boost charger, first priority are the output capacitors, including the 0.1uF bypass capacitor (CBYP), followed by CSTOR, which should be placed as close as possible between VSTOR, pin 19, and VSS, pin 1. Next, the input capacitor, CIN, should be placed as close as possible between VIN_DC, pin 2, and VSS, pin 1. Last in priority is the boost charger's inductor, L1, which should be placed close to LBOOST, pin 20, and VIN_DC, pin 2. For the buck converter, the output capacitor COUT should be placed as close as possible between VOUT, pin 14, and VSS, pin 15. The buck converter inductor (L2) should be placed as close as possible between the switching node LBUCK, pin 16, and VOUT, pin 14. It is best to use vias and bottom traces for connecting the inductors to their respective pins instead of the capacitors.

To minimize noise pickup by the high impedance voltage setting nodes (VBAT_OV, OK_PROG, OK_HYST, VOUT_SET), the external resistors should be placed so that the traces connecting the midpoints of each divider to their respective pins are as short as possible. When laying out the non-power ground return paths (for example, from resistors and CREF), it is recommended to use short traces as well, separated from the power ground traces and connected to VSS pin 15. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. The PowerPAD should not be used as a power ground return path.

The remaining pins are either NC pins, that should be connected to the PowerPAD as shown below, or digital signals with minimal layout restrictions. See the EVM user's guide for an example layout (SLUUA7).

In order to maximize efficiency at light load, the use of voltage level setting resistors > 1 MΩ is recommended. In addition, the sample and hold circuit output capacitor on VREF_SAMP must hold the voltage for 16s. During board assembly, contaminants such as solder flux and even some board cleaning agents can leave residue that may form parasitic resistors across the physical resistors/capacitors and/or from one end of a resistor/capacitor to ground, especially in humid, fast airflow environments. This can result in the voltage regulation and threshold levels changing significantly from those expected per the installed components. Therefore, it is highly recommended that no ground planes be poured near the voltage setting resistors or the sample and hold capacitor. In addition, the boards must be carefully cleaned, possibly rotated at least once during cleaning, and then rinsed with de-ionized water until the ionic contamination of that water is well above 50 MOhm. If this is not feasible, then it is recommended that the sum of the voltage setting resistors be reduced to at least 5X below the measured ionic contamination.
10.2 Layout Example

Figure 48. Layout Schematic
10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

• Improving the power-dissipation capability of the PCB design
• Improving the thermal coupling of the component to the PCB
• Introducing airflow in the system

For more details on how to use the thermal parameters in the Thermal Table, check the Thermal Characteristics Application Note (SZZA017) and the IC Package Thermal Metrics Application Note (SPRA953).
11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI’s publication of information regarding third-party products or services does not constitute an endorsement regarding the suitability of such products or services or a warranty, representation or endorsement of such products or services, either alone or in combination with any TI product or service.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- EVM User’s Guide, SLUUA7
- Thermal Characteristics Application Note, SZZA017
- IC Package Thermal Metrics Application Note, SPRA953

11.3 Trademarks

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — Ti Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
### PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>BQ25570RGRR</td>
<td>ACTIVE</td>
<td>VQFN</td>
<td>RGR</td>
<td>20</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BQ570</td>
<td></td>
</tr>
<tr>
<td>BQ25570RGRT</td>
<td>ACTIVE</td>
<td>VQFN</td>
<td>RGR</td>
<td>20</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BQ570</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.
- **TBD**: The Pb-Free/Green conversion plan has not been defined.
- **Pb-Free (RoHS)**: TI’s terms “Lead-Free” or “Pb-Free” mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
- **Pb-Free (RoHS Exempt)**: This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
- **Green (RoHS & no Sb/Br)**: TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI’s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
## TAPE AND REEL INFORMATION

### REEL DIMENSIONS

![Reel Dimensions Diagram]

### TAPE DIMENSIONS

#### Dimension Definitions:
- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![Quadrant Assignments Diagram]

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0  (mm)</th>
<th>B0  (mm)</th>
<th>K0  (mm)</th>
<th>P1  (mm)</th>
<th>W  (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>BQ25570RGRR</td>
<td>VQFN</td>
<td>RGR</td>
<td>20</td>
<td>3000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.75</td>
<td>3.75</td>
<td>1.15</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>BQ25570RGRT</td>
<td>VQFN</td>
<td>RGR</td>
<td>20</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.75</td>
<td>3.75</td>
<td>1.15</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BQ25570RGRR</td>
<td>VQFN</td>
<td>RGR</td>
<td>20</td>
<td>3000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>BQ25570RGRT</td>
<td>VQFN</td>
<td>RGR</td>
<td>20</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
MECHANICAL DATA

RGR (S-PVQFN-N20)  PLASTIC QUAD FLATPACK NO-LEAD

NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.

⚠️ The package thermal pad must be soldered to the board for thermal and mechanical performance.
⚠️ See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
⚠️ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
⚠️ The Pin 1 identifiers are either a molded, marked, or metal feature.

www.ti.com
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![Exposed Thermal Pad Dimensions](image-url)

NOTE: All linear dimensions are in millimeters.
NOTES:  
A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Publication IPC–7351 is recommended for alternate designs.  
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.  
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.  
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that TI is not responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
<th>Website</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
<td><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
<td><a href="http://www.ti.com/communications">www.ti.com/communications</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
<td><a href="http://www.ti.com/computers">www.ti.com/computers</a></td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
<td><a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a></td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
<td><a href="http://www.ti.com/energy">www.ti.com/energy</a></td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
<td><a href="http://www.ti.com/industrial">www.ti.com/industrial</a></td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
<td><a href="http://www.ti.com/medical">www.ti.com/medical</a></td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
<td><a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td>RFID</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td></td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td>TI E2E Community</td>
<td>e2e.ti.com</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated